Please use this identifier to cite or link to this item:
http://hdl.handle.net/11375/15283
Title: | Single Event Upset error detection on routing tracks of Xilinx FPGAs |
Authors: | Taj, Billy |
Advisor: | Lawford, Mark Nicolici, Nicola Down, Douglas |
Department: | Computing and Software |
Keywords: | FPGA;SEU;Xilinx;routing;switchbox;error detection;VLSI and circuits, Embedded and Hardware Systems;VLSI and circuits, Embedded and Hardware Systems |
Publication Date: | Oct-2013 |
Abstract: | <p>This thesis proposes a new method to detect routing switch alterations on FPGAs in real-time. By sampling the circuit path at the source and destination, and comparing the samples, it is possible to find out if there has been a routing change in the circuit path. We compare and contrast this probing method with previously established techniques such as Cyclic Redundancy Checks, Built-in-self-tests, Triple Modular Redundancy, Duplication with Comparison, and redesigning the FPGA. The probe method finds the routing error in one clock cycle, using the pre-existing elements on the FPGA, while the FPGA is still operational. This method works on all FPGAs that use the Wilton style switchbox. An automated tool for probing the design circuit is presented in this thesis that applies the probe scheme on a circuit built on the Xilinx Virtex-4 FPGA.</p> |
URI: | http://hdl.handle.net/11375/15283 |
Identifier: | opendissertations/8291 9399 4619848 |
Appears in Collections: | Open Access Dissertations and Theses |
Files in This Item:
File | Size | Format | |
---|---|---|---|
fulltext.pdf | 2.49 MB | Adobe PDF | View/Open |
Items in MacSphere are protected by copyright, with all rights reserved, unless otherwise indicated.