Skip navigation
  • Home
  • Browse
    • Communities
      & Collections
    • Browse Items by:
    • Publication Date
    • Author
    • Title
    • Subject
    • Department
  • Sign on to:
    • My MacSphere
    • Receive email
      updates
    • Edit Profile


McMaster University Home Page
  1. MacSphere
  2. Open Access Dissertations and Theses Community
  3. Open Access Dissertations and Theses
Please use this identifier to cite or link to this item: http://hdl.handle.net/11375/18135
Title: AN FPGA TEST-BED TO DEMONSTRATE DETERMINISTIC GUARANTEED-RATE SERVICES IN THE INTERNET OF THINGS
Authors: Rezaee, Maryam
Advisor: Szymanski, Ted
Department: Electrical and Computer Engineering
Keywords: Internet of Things;Deterministic Guaranteed- Rate (GR) connections;Software Defined Networking (SDN);FPGA;Reducing Internet latency to the fiber latency
Publication Date: Nov-2015
Abstract: In this thesis, two FPGA testbeds to demonstrate low-latency deterministic Guaranteed- Rate (GR) connections in packet switched networks such as the Internet of Things are developed. Each FPGA testbed consists of multiple simple Input Queued (IQ) switches or routers, interconnected in a given topology to form a forwarding-plane. Each switch has an associated switch controller with several programmable Lookup- Tables (LUTs). A Software Defined Networking (SDN) control plane can configure the switch controllers to establish the GR connections in the forwarding-plane of IP routers or layer- 2 packet switches. According to a recent paper in the IEEE Transactions on Networking; (1) The use of very low jitter GR connections can reduce queuing delays to negligible values, so that the end-to-end delays can be reduced to the buffer latency. (2) The routers, switches and links can operate at 100% loads, while simultaneously guaranteeing very low end- to-end latencies. The goal of the thesis is to evaluate these properties in real hardware clocked at MegaHertz clock rates. In the first testbed, a network of 8 simple IQ switches organized in a linear array is synthesized on an Altera Cyclone IV FPGA. 128 GR traffic flows were routed through the testbed to effectively saturate the switches and links. In the second testbed, a USA backbone topology with 26 simple IQ switches and 88 links is synthesized on the FPGA. Over 300 GR traffic flows were routed through the USA network to achieve utilizations exceeding 90%. In both testbeds, packets move through the forwarding plane at a clock rate of 65 MHz, transferring millions of packets per second, and statistics are recorded. Both testbeds con rm that traffic flows achieve deterministic GR service with minimum buffering, where end-to-end delays are effectively reduced to the fiber latency. These hardware testbeds demonstrate the technical feasibility of achieving deterministic GR services in a packet-switched network such as Internet of Things using simple FPGA switch controllers working with an SDN control plane. The technology also applies to networks of simple optical packet switches with minimal buffering.
URI: http://hdl.handle.net/11375/18135
Appears in Collections:Open Access Dissertations and Theses

Files in This Item:
File Description SizeFormat 
Rezaee_Maryam_finalsubmission2015July_Masters.pdf
Open Access
Thesis6.44 MBAdobe PDFView/Open
Show full item record Statistics


Items in MacSphere are protected by copyright, with all rights reserved, unless otherwise indicated.

Sherman Centre for Digital Scholarship     McMaster University Libraries
©2022 McMaster University, 1280 Main Street West, Hamilton, Ontario L8S 4L8 | 905-525-9140 | Contact Us | Terms of Use & Privacy Policy | Feedback

Report Accessibility Issue