A SINGLE STAGE CASCADE A-D CONVERTER

THE DESIGN AND CONSTRUCTION OF

A SINGLE STAGE CASCADE ANALOG TO DIGITAL CONVERTER

by

ROGER L. LANGLEY, B.Sc.

A THESIS

SUBMITTED TO THE FACULTY OF GRADUATE STUDIES

IN PARTIAL FULFILMENT OF THE REQUIREMENTS

FOR THE DEGREE

MASTER OF ENGINEERING

McMASTER UNIVERSITY

MAY 1970

MASTER OF ENGINEERING (1970) (Electrical Engineering)

McMASTER UNIVERSITY Hamilton, Ontario.

TITLE:The Design and Construction of a Single StageCascade Analog to Digital Converter

AUTHOR: Roger Leonard Langlev, B.Sc. (Council for National Academic Awards)

SUPERVISOR:

Professor R. Kitai

NUMBER OF PAGES: xi, 135

SCOPE AND CONTENTS:

The thesis is concerned with the design, construction and evaluation of an analog to digital converter based on the "cascade" principle. However, this converter requires only one stage, instead of the usual one stage per bit required by conventional cascade converters. This reduction in the number of stages is achieved by storage in analog form, and by feeding the output of the stage back to its input via a switching network. An 8 bit converter that operates up to a clock frequency of 700KHz was built. The converter is shown to have promising possibilities as a low cost general purpose analog to digital converter.

ii

ACKNOWLEDGEMENTS

I wish to thank Professor R. Kitai for his constant encouragement and assistance during the course of this work and in the preparation of this thesis.

I also thank Mr. J. Majithia for his many helpful comments.

My thanks is also extended to my employer, Mohawk College of Applied Arts and Technology, for enabling me to spend the required full-time research period at McMaster University.

Finally I thank my wife Frances for typing this thesis.

TABLE OF CONTENTS

CHAPTER 1: CHAPTER 2:		INTRODUCTION	Page 1
		REVIEW OF A/D CONVERSION TECHNIQUES	5
	2.1	Successive Approximation A/D Converter	5
	2.1.1	Digital to Analog Decoder	7
	2.1.2	Operation of a Successive Approximation A/D Converter	14
	2.1.3	Aperture Time	17
	2. l. 4	Sample and Hold Circuit	18
	2.2	Simultaneous A/D Converter	18
	2.3	Counter Type A/D Converter	21
	2.4	Continuous Counter A/D Converter	25
	2.5	Ramp Type A/D Converter	29
	2.6	Dual Ramp or Double Integration A/D Converter	34
	2.7	Triple Ramp A/D Converter	36
	2.8	Voltage to Frequency A/D Conversion	39
	2.9	Cascade A/D Converter	42
	2.10	Single Stage Cascade Converter	43
	2.11	A Critical Comparison of the SSC Converter	49
CHAPTER 3:		SINGLE STAGE CASCADE A/D CONVERTER	51

	• .			
•				
		3.1	Operation of the SSC A/D Converter	51
		3.2	Conversion Rate	59
		3.2.1	Theoretical Derivation of Capacitor's Charging Waveform	63
		3.3	Aperture Time	67
		3.4	Inverting Amplifier	67
- ·		3. 5	The Voltage Follower	71
			•	• ·
	CHAPTER 4	:	REALIZATION OF AN SSC CONVERTER USING DISCRETE COMPONENTS	74
		4.1	Timing Circuits	74
		4.2	Realization of the SSC Converter	78
		4.3	Calibration of the Converter	82
		4.4	Results	83
	CHAPTER 5:	:	A MORE ADVANCED REALIZATION OF THE SSC CONVERTER	90
		5.1	Timing Circuit	90
		5.2	The SSC Converter Block Diagram	94
		5.3	FET Analog Switches	97
		5.3,1	Switching Waveforms	103
		5.4	Reference Supplies	106
		5.5	Comparator	110
		5.6	Calibration Procedure	110

Ÿ

	5.7	Results Using a µA741 Operational Amplifier	111
	5.8	Results Using a Philbrick type QFT5 Operational Amplifier	115
	5.9	Converter Component Cost	121
	5.10	Conclusions	121
APPENDIX		c	127

134

BIBLIOGRAPHY

vi

LIST OF ILLUSTRATIONS

FIGURE NUMBER	TITLE	PAGE
1.1	A/D Converter with a D/A Converter in the Feedback Loop.	2
2.1	Principle of the Successive Approxima- tion Converter.	6
2.2	Weighted Resistor 4 bit D/A Network	8
2.3	Conversion of Pinary Number 100	10
2.4	Conversion of Binary Number 010	12
2.5	Conversion of Binary Number 001	13
2.6	Successive Approximation A/D Converter	15
2.7	Timing Diagram of a Successive Approx - imation A/D Converter	16
2.8	Simplified Sample and Hold Circuit	19
. 2. 9	Block Diagram of a Simultaneous A/D - Converter	20
2.10	Two-bit Simultaneous A/D Converter	22
2.11	Three-bit Simultaneous A/D Converter	23
2.12	Counter type A/D Converter	24
2.13	Output of the D/A Decoder	2 4
2.14	Four-bit Counter Type A/D Converter	2 6
2.15	Timing Diagram for Counter Type A/D Converter	27

2.16	Continuous Counter A/D Converter and its Typical Response	28
2.17	Block Diagram of a Ramp type A/D Converter	30
2.18	Detailed Diagram of a Ramp type A/D Converter	32
2.19	Timing Diagram of a Ramp type Converter	33
2.20	Block Diagram and Operating Character- istic of the Dual Ramp Converter	35
2.21	Block Diagram and Operating Character- istic of the Triple Ramp Converter	37
2.22	Simplified Voltage to Frequency Converter	40
2.23	Voltage to Frequency Converter Timing Waveforms	41
2.24	One stage of a Cascade A/D Converter	44
2.25	SSC Converter	45
2.2 6	SSC Converter Using a Delay Line	47
2. 27	Waveforms of an SSC Converter Using a Delay Line	48
3.1	SSC A/D Converter and its Timing Circuit	5 2
3.2	Operational Amplifier as a Voltage Follower	55
3.3	Operational Amplifier as a Non-inverting Amplifier	55
3.4	Operational Amplifier Performing Multi- plication by 2 and a Subtraction	56
3.5	Waveforms of the SSC Converter with 7.7 volts Analog Input	58

. .

۰.

3.6	Circuit Showing the Output Impedance of an Operational Amplifier	60
3.7	Voltage Follower	62
3.8	Circuit Used to Determine the Capacitor's Charging Waveforms	64
3.9	Operational Amplifier's Equivalent Circuits	68
3.10	Inverting Amplifier	69
3.11	Introduction of a Resistor to Minimize Drift	71
3.12	Voltage Follower	73
3.13	Voltage Follower with a Feedback Resistor	73
4.1	Block Diagram of the Timing Circuit	75
4.2	Timing Diagram	76
4.3	Eight Stage Ring Counter	77
4.4	Wiring Diagram of the Timing Circuit	79
4.5	SSC Converter Using D.E.C. Modules	80
4.6	Wiring Diagram of the SSC Converter	81
4.7	Timing Waveforms	84
4.8	Waveforms for a -4volt Analog Input	85
5.1	Timing Circuit of the SSC Converter	91
5.2	Timing Waveforms of the SSC Converter	92
5.3	Reset and Start Circuit	93
5.4	Wiring Diagram of the Timing Circuit	95

 $\mathbf{i}\mathbf{x}$

5 . 5	Block Diagram of the SSC Converter	9 6
5.6	Drain Characteristics of an n Channel/FET	97
5.7	A Simple FET Analog Switch	99
5.8	Principles of the FET Analog Switch	100
5.9	The FET Analog Switch	101
5.10	Waveforms for Switch Turning On	104
5.11	Waveforms for Switch Turning Off	105
5.12	5 Volt Reference Supply	106
5.13	2.5 Volt Reference Supply	10 9
5.14	Comparator Power Supply	110
5.15	Operational Amplifier with a Current Booster	116
5.16	Waveforms Across C_1 with a 5 volt Input	117
5.17	Converter Waveforms for a 2 Volt Input	120
5.18	Waveforms at the Operational Amplifier's Output	· 122.
5.19	Modified Timing Diagram	123
5.20	The SSC Converter	124

x

LIST OF TABLES

TABLE NUMBER		PAGE
2.1	Operation of a Cascade Converter	43
2.2	Operation of a SSC Converter	46
2.3	Comparison of Converter Techniques	50
4.1	Converter Quantizing Errors	87
5.1	Converter Quantizing Errors Using a µA741 Operational Amplifier	112
5.2	Converter Quantizing Errors Using a QFT5 Operational Amplifier	118
5.3	Converter Component Cost	125

CHAPTER 1

INTRODUCTION

Due to the rapid advances being made in, and the high accuracy of digital systems, use of digital processing and control systems is rapidly increasing. Since most sensors and transducers are analog devices, it is necessary to have a means of converting analog signals into digital words. This exigency is fulfilled by systems known as analog to digital converters.

The majority of A/D converters can be broadly classified into two categories. They are:

(1) Those in which the analog input is sampled, and an approximation to this sample is generated by the converter. This internally-generated approximation is compared to the input and a more accurate approximation is made. This process continues until the approximation is equal to the input, within the accuracy limits of the converter. For many converters in this category the approximation is made using a digital switching system to control the amplitude of the internal analog comparison voltage, so that a digital to analog converter forms an essential part of the system. A comparator and feedback loop are also essential. The basic system is shown in Figure 1.1. If high accuracy or multiplexed inputs are required with this type of converter, sample and hold circuits are required.





A/D converter with a D/A converter in the feedback loop.

(2) Those in which the analog input is operated on, in some controlled manner, and various comparisons made until the analog input has been analysed into a digital word, within the accuracy limits of the system. Sampling of the analog input voltage may also feature in converters within this category.

Chapter two of the thesis contains a review of the following types of A/D converters, which fit into the first category:

- (1) Successive approximation
- (2) Simultaneous
- (3) Counter
- (4) Single ramp

and a review of:

- (l) Dual ramp
- (2) Triple ramp
- (3) Voltage to frequency
- (4) Cascade

types of converter which belong to the second category.

This review consists of only a brief outline of the above converters because an exhaustive review would be an exceedingly large undertaking. Also included in this review is an introduction to the concept of the single-stage cascade (SSC) converter. Chapter two is concluded with a critical comparison of the various methods of conversion, and the place of the SSC converter in relation to them is established.

In Chapter three the SSC converter devised by the author is introduced and its principles, speed and accuracy are discussed. It is shown that the sample and hold operation is inherent in the system and hence a separate (and often costly) circuit does not have to be added in order to achieve a small aperture time. The converter is also shown to consist of a relatively small number of components, only two of which require tight tolerances, and to have a high input impedance. A further advantage of the converter is that it is highly suited to large scale integration fabrication.

An investigation of the SSC converter was commenced using Digital Equipment Corporation discrete-component modules. The results obtained are given in Chapter four. They indicated that the SSC converter has promising possibilities. As a result of this a more advanced form of the converter was designed, constructed and evaluated, using integrated circuits, and fieldeffect transistor switches, as described in Chapter five.

CHAPTER 2

REVIEW OF A/D CONVERSION TECHNIQUES

Analog to digital conversion is realized by a number of different techniques. Some of the currently available techniques are reviewed in this chapter.

2.1 Successive Approximation A/D Converter 1.2.3.4.5.

This is the most widely used technique for high accuracy, medium conversion rate converters. This method requires only one step per bit to convert any number and a three bit version is shown in Figure 2.1.

The converter operates by repeatedly dividing the voltage range in half. Thus, the system first tries 100, and the output of the D/A decoder is compared against the input analog signal. If the D/A output is the smaller, the M.S.B. remains a one. A one is now entered in the second M.S.B. and the output of the D/A decoder is compared against the analog input. If the D/A output is still the smaller, the second M.S.B. remains a one. A one is now entered in the third M.S.B. and the D/A decoder output is again compared against the analog input. If the D/A output is the larger, the third M.S.B. becomes a zero.

One of the major units in this system is the D/A decoder, and this will be considered in more detail.



Figure 2.1

Principle of the succesive approximation converter

2.1.1 Digital to Analog Decoder^{1.2}

A D/A decoder is used to convert a digital word of binarily weighted information to an analog voltage level. One scheme is the Weighted-Resistor D/A decoder shown in Figure 2.2, where the size of each resistor is inversely proportional to the weighted value of the digital bit it decodes. That the analog output voltage represents the digital number can be shown as follows:-

$$E_{out} = E_{in} \frac{R_b}{R_a + R_b}$$

where R_a is the resistance connected between E_{in} and E_{out} terminals and R_b is the resistance connected between E_{out} and ground. If we now convert to conductances,

$$E_{out} = E_{in} \quad \frac{G_a}{G_a + G_b}$$

where $G_a = \frac{1}{R_a}$ and $G_b = \frac{1}{R_b}$. But the total conductance $G_a + G_b$ is constant for all decimal numbers. Therefore E_{out} is proportional to G_a and since G_a is in direct proportion to the binary weighted value of each "one" in the number being converted, E_{out} is an analog representation of the digital input. This system has two major disadvantages, the first being that if there is a large number of bits in the digital word, very high resistances have to be used for the lower order digits. For example, suppose a 12 bit weighted resistor D/A decoder, which for accuracy reasons requires a M.S.B. resistor of 20 Kohms, is considered. The L.S.B. resistor must then be $2^{11} \times 20$ Kohms = 2,048 x 20 x 10^3 ohms = 40.96 Mohms. A precision resistor of this high



$$G_{a} = \frac{1}{R_{a}} = \frac{1}{R} + \frac{1}{4R} + \frac{1}{8R}$$

$$G_{b} = \frac{1}{R_{b}} = \frac{1}{2R} + \frac{1}{R_{c}}$$

$$G_{a} + G_{b} = \frac{1}{R} + \frac{1}{R} + \frac{1}{2R} + \frac{1}{4R} + \frac{1}{8R}$$

$$E_{out} = \frac{E_{in}R_{b}}{R_{a} + R_{b}}$$

Fig. 2.2

Weighted Resistor 4 bit D/A Network

7

resistance value is expensive, and hence undesirable. The second disadvantage is that it is difficult to obtain resistors with closely matched temperature coefficients if their resistance values differ greatly. With high accuracy systems this is an important consideration.

A circuit which overcomes these disadvantages is the resistive ladder circuit shown in Figure 2.3(a) which utilizes only two resistor sizes, R and 2R.¹ The figure shows a three bit converter converting the binary number 100. The output resistance of this ladder circuit: R_0 , can be obtained as follows, assuming it is driven from a low-impedence voltage source. The resistance from node 3 to ground through R_3 and R_6 is

$$\frac{R_3R_6}{R_3+R_6} = \frac{4RR}{4R} = R$$

The resistance from node 2 to ground through R_2 , R_3 , R_5 , and R_6 is R_2 in parallel with the series combination of R_5 and R

$$\frac{R_2 (R_5 + R)}{R_2 + R_5 + R} = \frac{2R 2R}{4R} = R$$

The resistance from node 1 to ground

Ro =
$$\frac{R_1(R_4 + R)}{R_1 + R_4 + R} = \frac{2R 2R}{4R} = R$$

The output voltage can be calculated as follows. The first step is to simplify Figure 2.3 to that shown in Figure 2.3(b). Figure 2.3(b) yields itself to another simplification shown in Figure 2.3(c) and by Thevenins theorem this is further reduced to Figure 2.3(d) and

$$E_{out} = \frac{1}{2} \frac{R_L}{R + R_L} \cdot E_{in}$$



(a)







(d)

Eout



Conversion of Binary Number 100

Figure 2.3(d) will be the same for any number of bits if the M.S.B. is a one, and all other bits are zeroes. Therefore, increasing the number of bits of the D/A converter does not change the weighting of each bit. However, the resolution of conversion will be reduced as the number of bits is increased.

Figure 2.4(a) shows the same converter switched to convert binary number 010. This circuit is shown simplified in Figure 2.4(b), and using Thevenins theorem a further simplification yields Figure 2.4(c), which in turn yields Figure 2.4(d)

Therefore
$$E_{out} = \frac{E_{in}}{4} \frac{R_L}{R+R_T}$$

A similar procedure is followed in Figure 2.5 for a conversion of the binary number 001 and yields

$$E_{out} = \frac{E_{in}}{8} \frac{R_L}{R+R_L}$$

The superposition theorem can be used to calculate the analog output for any digital input, using the equation

$$\mathbf{E}_{out} = \left(\frac{1}{2} D_1 + \frac{1}{4} D_2 + \frac{1}{8} D_3 + \dots + \frac{1}{2^n} D_n\right) \frac{\mathbf{E}_{in} \mathbf{R}_{L}}{\mathbf{R} + \mathbf{R}_{L}}$$

where the D's represent the state of the digital input of a particular bit.

The actual magnitude of R is determined by R_L , accuracy requirements and conversion rate.

The advantage of this circuit is that all resistors in the ladder can be identical. Two may be connected in series to give 2R. Also their temperature coefficients are easily matched.











Conversion of Binary Number 010



(a)



(b)



(C)



Fig. 2.5

Conversion of Binary Number 001

For simplicity, the switches shown in this section have been shown as mechanical contacts. In practise, due to required switching speeds, reliability, operating power and size, the switching is usually carried out by electronic components.

2.1.2 Operation of a Successive Approximation A/D Converter

A Successive Approximation A/D Converter is now considered in more detail as shown in Figure 2.6. This system is most easily understood by taking an example. Assume the analog input is 4 volts and that the maximum possible input is 10 volts. Initially the flip-flops, FFl to 4, are set to the "zero" state by the reset pulse, and a "one" appears at output l of the ring counter. This "one" triggers flip flop FFl to the "one" state and the digital number 1000 is converted to an analog signal by the D/A decoder. The comparator now has an analog input of 4V and a 5V input from the D/A decoder, this causing the comparator to switch to the "one" state. The next clock pulse occurs and advances the ring counter, which switches FF2 to the "one" state and switches FF1 back to the "zero" state via gate 1. The D/A decoder now supplies 2.5 volts to the comparator, that is, less than the 4 volt analog input so the comparator output switches to the "zero" state. The ring counter output now advances one pulse and switches FF3 into the "one" state but it does not switch FF2 back to the "zero" state because gate 2 is open. The D/A decoder output now corresponds to 0110 and hence supplies 3.75 volts to the comparator. The comparator therefore stays in the zero state. The ring pulse advances and switches FF4 to the



Figure 2.6 Successive approximation A/D converter



Fig. 2.7

Timing Diagram of Successive Approximation A/D Converter

"one" state leaving FF3 in the "one" state. The D/A decoder output now corresponds to 0lll, that is 4.375 volts are applied to the comparator input The comparator switches to the "one" state opening gate 4, and FF4 is switched back to the "zero" state. The digital output is now available in a parallel form and is 0llo. A timing diagram illustrating this example is shown in Figure 2.7.

2.1.3 Aperture Time

Usually the analog signal to be digitized is a time varying signal, and hence it is necessary to know when the signal had the value given by the output. The uncertainty in this time is defined as the aperture time. If a sinusoidal input is assumed, the maximum possible error due to the aperture time occurs when $\frac{dE}{dt}$ is a maximum, that is at the zero crossover point, and can be calculated as follows:

$$E = E_{p} \sin \omega t$$

$$\frac{dE}{dt} = E_{p} \omega \cos \omega t = E_{p} 2\Pi f \cos \omega t$$

$$At \operatorname{crossover} \frac{dE}{dt} = E_{p} 2\Pi f$$

where dt is the aperture time. Therefore, the uncertainty error voltage

is directly proportional to the aperture time.

In the successive approximation converter the aperture time is equal to the total word conversion time. The aperture time can however, be reduced by using a sample and hold circuit at the converter input. The uncertainty error is then reduced by the ratio of the A/D conversion time to the sampling time of the sample and hold circuit.

2.1.4 Sample and Hold Circuit⁶

A typical Sample and Hold Circuit using an operational amplifier is shown in simplified form in Figure 2.8. When the FET is on, the circuit operates in the sample mode as a unity gain inverter, and has an acquisition time t_a dependent on the time constant of RC:-

$$\mathbf{t_a} = \text{RC In} (100) \% \text{ accuracy}$$

The acquisition time is the time required for the voltage across the capacitor to rise to within a specified fraction of the input voltage. When the FET is off, the circuit is in the hold mode, and the voltage that was across C at the instant of switching is retained. The discharge time depends mainly on the leakage of C and also the off resistance of the FET and the amplifier input current. With R = IKohm and C = 100pF the circuit settles to 0.05% in approximately 0.8µsec if the on resistance of the FET is negligible compared with IKohm.

2.2 Simultaneous A/D Converter^{1.2.3}

The simultaneous method requires one comparator for every digital quantization level, and is illustrated in Figure 2.9.

Each comparator has a reference input and the analog signal input. The outputs from the comparators drive logic circuits which provide the digital readout. A two bit converter is shown in detail in Figure 2.10. The comparators are





Simplified Sample and Hold Circuit



Fig. 2.9

Block Diagram of Simultaneous A/D Converter

in the "one" state if the analog input is greater than the reference input. Therefore, if all three comparators are in the "one" state, the input is between $\frac{3E}{4}$ and E. If C_1 is in the "one" state and C_2 and C_3 are in the "zero" state, the signal is between $\frac{E}{4}$ and $\frac{E}{2}$. This is the fastest type of A/D converter since only one step is required to complete the conversion; however, for systems requiring a large number of bits, this system requires a prohibitive number of comparators, reference voltages, and associated logic blocks. This rapid expansion is illustrated by Figure 2.11 which shows how many additional elements are needed to increase to three bits. An eight bit conversion would require; $2^n - 1 = 1023$ comparators, reference voltages; and $2^n - 2 = 1022$ two input "and" gates and inverters.

A/D converters that are a combination of the simultaneous and successive approximation types are also available. $\frac{n}{N}$ steps are required to complete a conversion, where n is the total number of bits and N is the number of bits converted per step.

2.3 Counter Type A/D Converter^{1.2.3}

The counter type A/D converter also uses a D/A decoder in a feedback loop, and is shown in Figure 2.12. The counter advances the D/A decoder output by one step for every clock pulse it receives, resulting in the staircase waveform shown in Figure 2.13. When the D/A decoder output exceeds the analog input the comparator output drops to the zero level and opens the gate; the digital output is then available in a parallel form.



 E_{max} is the maximum value of the analog input

Fig. 2.10

Two-bit Simultaneous A/D Converter





Three-bit Simultaneous A/D Converter











Output of D/A Decoder
A more detailed diagram is shown in Figure 2.14 and the timing diagram related to it is shown in Figure 2.15. A reset pulse is used to reset all flip-flops to the zero state. The counter then counts until the D/A decoder output exceeds the analog input. The digital output is then 1010, as shown in Figure 2.15.

This type of A/D converter is one of the least complex, and is suitable for multiplexed inputs, but it is relatively slow, since for an analog input that is the systems maximum, the conversion requires $(2^n - 1)$ process steps, where n is the number of bits.

2.4 <u>Continuous Counter A/D Converter</u>^{2.3}

The continuous counter A/D converter is a modified form of the counter A/D converter; the simple counter is replaced with an up-down counter as shown in Figure 2.16. The counter then counts up or down depending on the direction of the change in magnitude of the analog input. If the input signal does not change by more than + 1 LSB between conversion steps, the digital equivalent of the input voltage can be sampled at any time.

For this criteria to hold the maximum rate of change of the input voltage must not exceed the maximum rate of change of the converter. From this statement an expression for the maximum allowable input frequency can be derived as follows³

Maximum rate of change of converter =
$$\frac{E_{Ref}}{2^n \triangle T}$$
 (1)

Where E_{ref} is the full scale reference voltage, n is the number of bits and ΔT is the time per step.





Four bit Counter Type A/D Converter





Timing Diagram for Counter type A/D Converter



Continuous Counter A/D Converter



Typical Response

Fig. 2.16

As shown in section 2.1.3 the maximum rate of change of the sine wave is

$$2 \Upsilon E_{p} f = \Upsilon E_{p-p} f$$
(2)

where E_p is the peak value of the input signal, E_{p-p} is the peak to peak value and f is the frequency of the input signal. Combining equations 1 and 2 gives

$$\Pi E_{p-p} f_{max} = \frac{E_{ref}}{2^n \wedge \eta}$$

where f_{max} is the maximum allowable input frequency.

But $E_{ref} = E_{pp}$ therefore $f_{max} = \frac{1}{2} \frac{1}{2\Gamma} \pi$ (3) This means an eight bit converter with a clock frequency of lMHz has a maximum allowable input frequency of 1.25kHz.

If the condition of equation 3 is not satisfied the converter can require up to 2ⁿ steps to catch up. As a result of this, this type of converter is not very suitable for multiplexed inputs.

2.5 Ramp Type A/D Converter^{1.2.3.7}

The object of the ramp technique is to measure the length of time it takes for a linear ramp to change from a zero level to the input voltage. A system capable of this is shown in Figure 2.17. A conversion commences when the control logic opens switch S, which causes the current source I to start charging C in a linear manner, and closes the gate, which causes clock pulses to reach the counter. When the capacitor has charged to E_{in} the comparator changes state and the control logic opens the gate, stopping the count.

Since the count stored is proportional to the width of the pulse supplied to E_{in} , the count stored is a measure of the amplitude of the analog input E_{in} .





Block Diagram of a Ramp type A/D Converter

A more detailed ramp converter is shown in Figure 2.18² and its timing diagram in Figure 2.19. The reset signal:

(1) Prevents clock pulses passing through gate Gl to the counter

(11) Resets the counters to zero, and

(111) Resets flipflop FF1

The output of FFl turns transistor Q2 on. When the reset line returns to the "one" condition, FFl is set via gate G2, turning Q2 off which causes the capacitor to start charging, its current being supplied by constant current source Q2. Gate Gl is enabled and clock pulses enter the counter.

Since the comparator is in the "one" state, gates G3 to G_{n+2} are disabled. When the ramp voltage across capacitor C reaches E_{in} , the comparator switches to the "zero" state, disabled gate G1 and enables gates G3 to G_{n+2} . The outputs of gates G3 to G_{n+2} give the counters accumulated count, which is a digital measure of the analog input voltage E_{in}

This system has the advantage of simplicity, but it is relatively slow, requiring one pulse for every quantizing level; that is, a seven bit converter would require 127 pulses before reaching a full scale count. The accuracy of the system is mainly dependent on:

- (1) Errors in the capacitor value
- (11) Errors in the constant current source, and

(111) Errors in the comparator

Accuracies of better than a few tenths of a per cent are difficult to achieve. This system is also very susceptible to noise, because a noise signal on E_{in} would cause it to drop below the ramp voltage and as a result trigger the comparator.



Detailed Diagram of a Ramp type A/D Converter



Fig. 2.19

Timing Diagram of a Ramp type Converter

2.6 Dual Ramp or Double Integration A/D Converter^{1.2.8.9}

Some of the inaccuracies of the Ramp converter are overcome in the dual ramp converter. In this system, the analog input is integrated for a fixed time interval, the integrator output at the end of this time being proportional to the input signal averaged over the integration time. A reference voltage of opposite polarity to the analog input, and with a magnitude at least as large as the maximum allowable analog input, is then integrated until the integrator's output is reduced to zero. The length of time taken by this second integration is a measure of the amplitude of the input voltage.

A block diagram of a dual ramp converter is shown in Figure 2.20. The reset pulse sets all the counter flip flops to zero, and connects switch S to $E_{in'}$ Integration commences and the comparator switches to the "one" state. Integration continues until the counter fills with "ones", at this point the switch is switched to $-E_{Ref}$, the counter is reset to zero, and integration of $-E_{Ref}$ continues until the counter receives no further pulses. The digital readout then represents the analog input voltage E_{in} . At the end of time t_1 , the integrator output voltage is

$$V_{o} = \frac{1}{RC} \int_{O}^{t_{i}} E_{in} dt = E_{in} \frac{t_{i}}{RC}$$

At time t_1 , the integrator starts to integrate E_{ref} and the voltage drops from V_0 to zero during the time interval $t_2 - t_1$.

Hence
$$V_0 = \frac{1}{RC}$$

$$\int_{t_1}^{t_2} E_{ref} dt = E_{ref} \frac{(t_2 - t_1)}{RC}$$





Fig. 2.20 Block Diagram and Operating Characteristic of the dual Rayp Converter

Therefore
$$\underbrace{E_{in}t_1}_{RC} = E_{ref} \underbrace{(t_2 - t_1)}_{RC}$$

and $t_2 - t_1 = \underbrace{E_{in}}_{E_{ref}} t_1$

Therefore $(t_2 - t_1)$ is independent of the integrator time constant, and since the same clock is used to measure both the first and second integration intervals, a precision clock is not required.

This type of converter is still relatively simple, and is more accurate than the ramp converter. However, a price has been paid for the increased accuracy, the price being an increased conversion time. For a full scale conversion of n bits, a total of 2^{n+1} clock pulses are now required.

Noise error is reduced in this system because the input signal is integrated, over a period of time.

This type of converter is widely used in digital voltmeters.

2.7 Triple Ramp A/D Converter¹⁰

The triple ramp A/D converter was designed to have the accuracy of the dual ramp converter but be considerably faster. A block diagram of a 14 bit converter is shown in Figure 2.21. The magnitude of the reference voltage E_t on the input to comparator 1 is slightly larger than $E_{ref}/2^7$.

The converter operates as follows: - at t_0 integration of E_{in} commences and continues until part 1 of the counter has received 2^7 clock pulses, the last pulse resetting part 1 to zero. The integrator output is then

$$V_{o}(t_{1}) = E_{in}(t_{1} - t_{o})$$
 (1)







Block Diagram and Operating Characteristic of the Triple Ramp Converter

where
$$t_1 - t_0 = \frac{2^7}{f_c}$$
 secs (2)

where f_c is the clock frequency. $-E_{ref}$ is now switched to the integrator input and integrated. During this second integration period clock pulses are again applied to part 1 of the counter. Integration continues until the output has been reduced to E_t ; at this time, t_2 , comparator 1 changes state.

The number of counts stored in part l of the counter at this time is

$$N_1 = 2^7 f_{c_1} (t_2 - t_1)$$
 (3)

The integrator output at time t_2 is

$$V_{o}(t_{2}) = \underbrace{E_{in}}_{RC} (t_{1} - t_{o}) - \underbrace{E_{ref}}_{RC} (t_{2} - t_{1})$$
(4)

The voltage $-\frac{E_R}{27}$ is now switched to the integrator input, and integration continues until the integrator's output is reduced to zero, which makes comparator 2 change state. During the time interval t_2 to t_3 , clock pulses are fed into part 2 of the counter. At t_3 , the number of pulses added to the counter is

$$N_2 = f_c (t_3 - t_2)$$
 (5)

and the integrators output is

$$V_{o}(t_{3}) = \frac{E_{in}}{RC} (t_{1} - t_{o}) - \frac{E_{ref}}{RC} (t_{2} - t_{1}) - \frac{E_{ref}}{2^{7} RC} (t_{3} - t_{2})$$
(6)

But V_0 $(t_3) = 0$

Therefore
$$E_{in}(t_1 - t_0) = E_{ref}(t_2 - t_1) + \frac{E_{ref}}{2^7}(t_3 - t_2)$$
 (7)

Combining equations (2), (3), (5) and (7) gives

$$E_{in} = E_{ref} \frac{N_1 + N_2}{2^{14}} = E_{ref} \frac{N}{2^{14}}$$
(8)

where N is the count displayed at the end of time t_3 .

Since 2^7 pulses have to be counted in each of the three integrations for a full scale signal, the maximum conversion time is $(3 \times 2^7)/f_c$ as opposed to $2^{15}/f_c$ for the dual ramp converter, i.e. this system is 85 times faster.

2.8 Voltage to Frequency A/D Conversion 2.7

The simplified diagram of a voltage to frequency converter is shown in Figure 2.22and related timing waveforms in Figure 2.23.

The output of the integrator is a negative going ramp, the slope of which is governed by the amplitude of E_{in} . The ramp continues until it exceeds $-E_{ref}$ at which point the comparator changes state. This change of state:

(l) Enables gate G2

(ll) Triggers the pulse generator

(111) Starts the timer.

The timer enables gate G_1 , therefore pulses from the clock can pass through gates G_1 and G_2 to the counter. The pulse generator supplies negative going pulses of closely controlled width and amplitude to the integrator's input. These pulses are used to discharge the capacitor and return the integrator input to zero. The system then repeats this procedure for a length of time determined by the timer. When the timer returns to the "zero" state gate G_1 is disabled, and clock pulses are prevented from reaching the counter. The number of counts displayed is therefore proportional to the amplitude of the analog input voltage.

Since this type of conversion is based on integration, and if the pulses are





Simplified Voltage to Frequency Converter





Voltage to Frequency Converter Timing Waveforms

counted for a suitable length of time, this method has a very high noise rejection characteristic.

For a full scale reading, 2^n pulses must enter the counter, the speed of the converter is therefore determined by the time required to generate 2^n pulses.

The accuracy of the system is determined by:

(1) The accuracy and stability of the comparator C

(11) The frequency of the clock

(111) The zero offset voltages at the integrator input.

2.9 Cascade A/D Converter^{1.11}

In the cascade converter, the input is first compared with a reference voltage equal to one half the full scale voltage. If the input is greater than the reference voltage, the M.S.B. is a one. The reference is then subtracted from the input and the result is doubled. If, instead, the input is less than the reference, the M.S.B. becomes a zero, and the input is then doubled. The N.M.S.B. is found by repeating the same process. To illustrate this process an example is considered. Assume a 6 bit cascade converter with a full scale analog input of 10 volts, and an analog input of 3.5 V. Operations will be performed as shown in Table 2.1

Table 2.1

Operation of a Cascade Converter

STAGE	INPUT TO STAGE	COMPARISON	RESULTING PROCESS	READOUT		
1	3.5V	3.5V < 5V	(3.5-0)2= 7V	0		
2	7V	7V > 5V	(7-5)2 = 4V	1		
3	4V	4V < 5V	(4-0)2 = 8V	0		
4	8V	8V > 5V	(8-5)2 =6V	1		
5	6V	6V 📏 5V	(6-5)2 = 2V	1		
6	2V	2 < 5 v	(2-0)2= 4V	0		

The digital output is 010110 which indicates the analog input lies in the 22nd quantizing level. This level extends from 3.43750 volts to 3.59375 volts; hence the signal has been quantized correctly.

One stage of a cascade A/D converter is shown in Figure 2.24. When a clock pulse is supplied, the D type flip flop will take up whichever state the comparator is in. The flip-flop output performs two functions:

(l) It is part of the digital readout

(11) It determines whether E_{ref} or O will be subtracted from E_{in} . There must be as many identical stages as there are bits in the digital readout.

The conversion speed of this type of converter is equal the time taken to produce n clock pulses, where n is the required number of bits. Since n identical stages are used, the converter does become somewhat complex.

2.10 Single Stage Cascade Converter^{1.12}

The Single Stage Cascade Converter is based on the cascade principle



Fig. 2.24

One stage of a Cascade A/D Converter

but uses one stage only. The concept of this converter is mentioned by Richards¹ who also comments on the fact that it has not been exploited.

A block diagram of the converter is shown in Figure 2.25.



Fig. 2.25

SSC Converter

The switch is in the position shown while the M.S.B. is obtained and in its other position while the remaining bits are obtained. After the signal has been operated on by the single stage of the cascade converter the residue is fed back to the input via the delay block. The delay block provides a delay equal to the time between the development of successive bits. The residue is then operated on by the converter and the process is repeated until the required number of bits is obtained. The output bits are obtained serially from the single stage of cascade converter. The delay block can consist of either a delay line or a sample and hold circuit.

One converter based on this principle appears in the literature 12 and is shown in Figure 2.26. Figure 2.27 shows the waveforms around the system for an input of 7.7V, when the full scale analog input is 10 volts. The incoming sample is fed into the combining network and then to the delay line, the delay of which is equal to the time taken to develop successive bits. A tap on the delay line enables the sample to be compared to the reference voltage of 5 volts. If the sample is greater than this reference, the comparator programs the subtractor to subtract 5V. The result of this subtraction is then multiplied by 2 and fed back to the combining network. If the sample is less than 5V, the comparator programs the subtractor to pass it unaltered, and the cycle continues until a muting pulse is fed to the subtractor interrupting the feedback loop. Table 2.2 tabulates the passage of a 7.7 volt sample through the converter.

Т	abl	le	2.	2

	operation of an	DOC COnverter	
COMPARISON	RESULTING	RESIDUE	READOUT
	PROCESS	FEDBACK TO	
		THE INPUT	
7.7>5	(7.7-5)2=5.4	5.4 volts	1
5.4 > 5	(5.4-5)2=.8V	.8 volts	1
.8 < 5	(.8-0)2=1.6V	l.6 volts	0
$1.6 \langle 5 \rangle$	(1.6− 0)2=3.2V	3.2 volts	0
3.2 $\Big< 5$			0



Figure 2.26 SSC Converter Using a Delay Line

Sampler output. Pulse amplitude 7.7v. Pulses at the Q comparator input 5.4 7.7 Pulses at the •4 1.6 -8 subtractors output 2.7 Pulses at the comparators output Muting pulse used to clear the subtractor

Fig. 2.27

Waveforms of an SSC Converter Using a Delay Line

Comparison of table 2.2 with table 2.1 helps illustrate the similarity between the operations of the cascade and single stage cascade converters. The conversion of a digital word of n bits in the single stage cascade converter is determined by the time taken to pass n clock pulses.

2.11 A Critical Comparison of the SSC Converter

Table 2.3 facilitates a critical comparison of the SSC converter with the other converter techniques review in this chapter. It can be seen from the table that the SSC converter and the successive approximation converter have conversion times of the same order of magnitude. This means that the SSC converter would have to compete with the successive approximation converter. The SSC converter has the advantage of an inherent sample and hold operation and as a result a shorter aperture time. The SSC converter is expected to cost appreciably less since it requires fewer components, and its only precision components are two resistors.

Since the successive approximation converter is the most widely used general purpose converter, the future for the SSC converter is very promising indeed.

Converter	Suitable For Multiplexing	Max. Conversion Time No. of Clock Pulses For		Aperture Time		Relative Cost	Remarks	
Туре								
		n bits	5 bits μ sec.	8 bits µ sec.	5 bits μ sec.	8 bits μ sec.		
Successive · approximation	Yes	n	7.5	27	7.5	27	medium	general purpose, at present it pròvides a good speed to dollar ratio.
Simultaneous	Yes	NA	NA	NA	NA	NA	depends on resolution	excellent for low resolution systems, operates in about 100 nsecs.
Counter	Yes	2 ⁿ -1	48	765.	1.5	3.0	low	little additional cost for in- creased resolution, but conver- sion speed is low.
Continuous	No	1	1.5	2	1.5	2	low to medium	This is only true if input freq. The not exceed f _{max} as defined " Dection 2.4 equation (3).
Ramp	Yes	2 ⁿ	32	256	1	l	depends on resolution	low cost for low resolution used in economy digital voltmeters.
Dual Ramp	Yes	2 ⁿ⁺¹	64	512	32	256	medium	used in digital voltmeters, good noise rejection properties.
Triple Ramp	Yes	$3 \times 2^{\frac{n}{2}}$	2	9.6	.8	3.2	high	not on the market yet.
Voltage to Frequency	Yes	2 ⁿ	320	2,560	320	2,560	high	used in quality digital volt- meters, good noise rejection properties.
Cascade	Yes	n	0.5	1	.1	.12	high	8 bit maximum at the present time Large system. Grey code.
SSC	Yes	n _.	9.6	16	3.2	3.2	low	high performance to cost ratio. Inherent sample and hold opera- tion. Number of bits can be increased at little auditional cost. high input impedance.
						· · · · · · · · · · · · · · · · · · ·		

	1	Table 2.3	
Comparison	of	Converter	Techniques

CHAPTER 3

SINGLE STAGE CASCADE A/D CONVERTER

In this Chapter, the principles and limits of a single stage cascade converter, devised by the author are discussed.

The SSC converter is based on the converter in Fedida's paper¹² which is outlined in Chapter 2 of this thesis. The main weakness of Fedida's converter is the inclusion of an analog delay line, and one of the major considerations in this design was to overcome the need for the delay line. The system shown in Figure 3.1 achieves this by alternately charging capacitors C_1 and C_2 through field effect transistor switches.

3.1 Operation of the SSC A/D Converter

The six bit SSC converter devised by the author is shown in Figure 3. l(a) & (b) E_{ref} is the full scale analog input voltage, and all switches are closed by a logical "one". When the start button is depressed, the eight stage ring counter is set to binary state 10000000 and the divide by 2 circuit is set; when the button is released the clock starts. The first clock pulse advances the "one" in the ring counter to the second stage, and this "one" is used as a synchronizing pulse; hence it is labelled S. The signal $\frac{C}{2}$ is also a "one", therefore switches 5 and 6 are closed, switches 1, 2, 3, and 4 are held open by the S signal, and switch 7 is held open by the $\frac{\overline{C}}{2}$ signal. The operational amplifier is therefore connected as



Single stage cascade A/D converter



Timing Circuit for the SSC converter

shown in Figure 3.2. This is the configuration of a voltage follower with a gain of one, the analog input voltage therefore appears across capacitor C_1 . The analog input is also applied to the comparator input, the output of which is fed to the D input of a D type flip flop. The state of the comparator will be entered into the flip flop when the flip flop receives the rising edge of the next clock pulse. If E_{in} is less than $\frac{E_{ref}}{2}$, the comparator is in the "zero" state and the next clock pulse switches the flip flop into the "zero" state, and a 'one" is applied to gate 2. This clock pulse will a so have advanced the ring counter so that \vec{S} is now a "one", S a "zero", and $\frac{C}{2}$ a "zero". This means that gates 5 and 6 are opened, and gates 2,4 and 7 are closed. The operational amplifier is now connected as shown in Figure 3.3 and performs the operation

$$E_0 = 2 E_{in}$$

If however, the analog input had been greater than $\frac{\mathbf{E}_{ref}}{2}$, the comparator would have been in the "one" state and the rising edge of the next clock pulse would have switched the flip flop to the "one" state. Switches 5 and 6 would again open and this time switches 1,4 and 7 would close. The operational amplifier is then connected as shown in Figure 3.4 and per forms the operation

$$E_0 = 2 E_{in} - E_{ref}$$

When the next clock pulse occurs, switches 4 and 7 open and 3 and 6 close. Switches 1 or 2 will be closed depending on the state of the D type flip flop. This sequence of operations repeats itself at every clock pulse until the last stage in the ring counter switches to the "one" state, this pulse being used to inhibit the clock. The digital output appears in serial form at the output of





Operational amplifier as a voltage Follower



Figure 3.3

Operational amplifier as a non-inverting amplifier



Figure 3.4

Operational amplifier performing multiplication by 2 and a subtraction

the D type flip flop.

To aid in understanding the converters operation, an example is now considered. assuming:-

(l) An analog input E_{in} of 7.7 volts

- (11) That a six bit output is required
- (iii) That $E_{ref} = 10$ volts.

When the start button has been depressed and released the ring counter is set to binary state 10000000 and switches 5 and 6 are closed; all other switches being open. Switching waveforms are shown in Figure 3.5. Capacitor C_1 is charged to 7.7 volts. Since 7.7 v is greater than 5 volts, the comparator switches to the "one" state and the next clock pulse opens switches 5 and 6 and closes switches 1, 4 and 7. Capacitor C_2 then charges to $2 \ge 7.7 - 10$ volts = 5.4 volts. Since 5.4 volts is still greater than 5 volts, the next clock pulse opens switches 4 and 7 and closed 3 and 6. C1 then discharges through the low output impedance of the operational amplifier to $2 \ge 5.4 - 10 = 0.8$ volts. Since this is less than 5 volts, the comparator switches to the "zero" state and the next clock pulse opens switches 1, 3 and 6 and closes switches 2, 4 and 7. Capacitor C_1 then discharges to $2 \times 0.8 = 1.6$ volts. Similar action continues. C₂ is charged to 3.2 volts and then C_1 is charged to 6.4 volts, the next clock pulse causing the ring counter to inhibit the clock. As can be seen from Hgure 3.5 the serial output at the Q output of the D type flip flop would be 110001, which corresponds to the 49th quantized level.

С <u>C</u> 2 S I 5 open closed 6 switches 7 4 3 10 V -7.7V E_{C1} 3. 2V - 0.SV οv 10 V -6.4V E_{C2} 5.4V . 1. 6V ΟV. 10 V -Eo 0 V D 0 0 0 Q 1 1 1



Waveforms of the S.S.C. converter with 7.7 volts analog input

3.2 Conversion Rate

The number of clock pulses required to complete one conversion is equal to the required number of bits. To find the maximum conversion rate it is therefore necessary to determine the clock frequency, this being determined by the time taken to charge capacitors C_1 and C_2 of figure 3.1, to within some specified percentage of their ultimate voltage.

The rise time of the voltage across C_1 or C_2 is complex since it is a function of the RC time constant, the slewing rate of the operational amplifier, and the output current capability of this amplifier. This is further complicated by the fact that the resistive component of the RC time constant is a function of the current flowing. This current dependency occurs because the resistive component is the "on" resistance of a field effect transistor, and once the source to drain current increases beyond the "ohmic" (non-saturated) region of the device, the "on" resistance will increase considerably.

The resistive component should also include the output resistance of the operational amplifier, but the closed loop output resistance is exceedingly small as shown below and is negligible.

Load the circuit of figure 3.6 with an incremental current ΔI_L . Since $R_o + R_l \gg Z_{out}$ the resulting change in current through Z_{out} is therefore ΔI_L and the change in voltage across Z_{out} is

$$\triangle E_{o} - \triangle e_{o} = \triangle I_{L} \quad Z_{out}$$
(1)

By definition $e_0 = A(e_2 - e_1)$ (2)

but $\Delta e_2 = 0$ because the input impedance at the non-inverting input is infinite



Circuit Showing the Output Impedance of an Operational Amplifier
Therefore from equation (2)

 $\Delta e_0 = -A\Delta e_1$

The change in output voltage E_0 is returned to the input by the potential divider consisting of R_0 and R_1 .

Therefore
$$\Delta e_1 = \Delta E_0 = \frac{R_1}{R_1 + R_0}$$
 (4)

Combining equations (1) and (3) yields

$$\Delta \mathbf{E}_{o} + \mathbf{A} \Delta \mathbf{e}_{l} = \Delta \mathbf{I}_{L} \quad \mathbf{Z}_{out}$$
(5)

Substituting equation (4) and (5)

$$\Delta E_{o} \left(1 + \frac{AR_{I}}{R_{I} + R_{o}} \right) = \Delta I_{L} Z_{out}$$
(6)

but the closed circuit output impedance

$$Z_{cl \text{ out}} = \Delta E_{0}$$

$$\overline{\Delta I_{L}}$$
Therefore from equation (6) $Z_{cl \text{ out}} = \frac{Z_{out}}{1 + \frac{AR_{1}}{R_{1} + R_{0}}}$
(7)

In the circulating converter $R_1 = R_0$

Therefore
$$Z_{cl}$$
 out = Z_{out}
 $\Gamma + A$
 2
 Z_{out}
 $\Gamma + A$
 Z_{out}
 $\Gamma + A$
 Z_{out}
 $\Gamma + A$
 Z_{out}
 Z_{out}
 $\Gamma + A$
 Z_{out}
 Z_{out}
 $\Gamma + A$
 Z_{out}
 Z

A typical operational amplifier has $Z_{out} = 75$ ohms and A = 2x10

Therefore from equation (8)

$$Z_{cl out} = \frac{75}{10^5} = .75 \times 10^{-3} \text{ ohm s}$$

This value will be negligible compared to the "on" resistance of a FET.

It was indicated at the beginning of this section that the longer the capacitor was allowed to charge up, the more accurate is the system; however the fact

61

(3)

that when C_1 is being charged, C_2 is connected to the input of the amplifier and hence is losing charge, must also be considered. It is therefore necessary to calculate the closed circuit input impedance of the operational amplifier, and this is achieved as follows¹³; with the aid of figure 3.7.



F	ig.	3.	7

Voltage Follower

When the output voltage changes by ΔE_0 the differential input voltage e_i is changed by

$$\Delta e_{i} = \frac{-\Delta E_{0}}{A} \approx \frac{-\Delta E_{2}}{A} \tag{9}$$

The change of differential input voltage $\triangle e_i$ results in **a** change in input current

$$\Delta I_{in} = \frac{\Delta e_i}{Z_{in}} \approx \frac{-\Delta E_2}{A Z_{in}}$$
(10)

The closed loop input impedance

$$Z_{cl in} = \frac{-\Delta E_2}{\Delta I_{in}}$$
 (11)

63

(2)

Substitute equation (10) into (11)

$$Z_{cl in} = AZ_{in}$$

that is, the closed loop input impedance is equal to the open loop input resistance multiplied by the open loop gain.

Taking typical values $Z_{in} = 0.3$ Mohm and $A = 2 \times 10^5$, this results in $Z_{cl in} = .3 \times 10^{11} \times 2 = 60 \times 10^3$ M ohms.

Assuming C_1 is 5,000 pF this gives a discharge time constant of 5,000 x 10⁻¹² x 60 x 10⁹ = 300 secs. Thus if clock frequencies in the kilohertz region are used, there is no appreciable loss of charge.

<u>`</u>\$

3.2.1 Theoretical Derivation of Capacitor's Charging Waveform

If the system is designed such that neither the operational amplifier or the F E T enter their current saturation regions, an expression for the voltage waveform across capacitors C_1 and C_2 can be derived as follows:-

The RC circuit shown in figure 3.8a has an input voltage as shown in figure 3.8b. The output voltage, that is the voltage across the capacitor is given by:

$$\mathbf{V} = \mathbf{iR} + \frac{1}{C} \int \mathbf{idt}$$
(1)

Multiply by C

$$Cv = i CR + \int i dt$$

Differentiate with respect to t

$$\frac{Cdv}{dt} = \frac{CRdi}{dt} + i$$

The Laplace transform of this equation can be obtained using the expression



Operational Amplifier's Loading Circuit

1



Input Waveform



Circuit Used to Determine Capacitor's Charging Waveform

$$\mathscr{L} \left[\frac{\mathrm{d}\mathbf{f}(\mathbf{t})}{\mathrm{d}\mathbf{t}}\right] = \mathbf{sF}(\mathbf{s}) - \mathbf{f}(\mathbf{0})$$

therefore equation (2) becomes

$$Cs V(s) = CRs I(s) + I(s)$$
(3)

since v and i are zero at t = 0

Rearranging equation (3)

$$I(s) = \underbrace{s C}_{1 + CRs} V(s)$$
(4)

The Laplace transform of the waveform frown in figure 3.8b is

$$V(s) = \frac{V_1}{a} + \frac{1}{s^2} + (1 - e^{-as})$$
 (5)

Substituting equation (5) into (4) gives

 $I(s) = \frac{V_1}{as} \frac{C}{1+CRs} (1 - e^{-as})$ $= \underbrace{V_1 C}_{asCR} \qquad \underbrace{(1 - e^{-as})}_{CR}$ $\underbrace{(1 - e^{-as})}_{CR}$ $\underbrace{(1 - e^{-as})}_{CR}$ $\underbrace{(1 - e^{-as})}_{CR}$ (6) $I(s) = \frac{V_1}{Ra} \qquad \frac{1 - e^{-as}}{s(s+b)}$

then.

$$= V_{1} \left(\frac{1}{s(s+b)} - \frac{s^{-as}}{s(s+b)} \right)$$
(8)

The inverse Laplace transform of the two terms in the brackets must now be obtained. The first term is a standard form, and the second can be transformed using the operation

$$e^{-as} f(s) = U(t-a) F(t-a)$$

where U (t-a) is a unit step function at t = a

(7)

The inverse transform of equation (8) is

$$i(t) = \frac{V_1}{Ra} \left[\frac{1}{b} \frac{(1-e^{-bt}) - U(t-a)}{b} \left(1 - e^{-b(t-a)} \right) \right]$$

= $\frac{V_1}{Rab} \frac{(1-e^{-bt}) - V_1}{Rab} \left(1 - e^{-b(t-a)} \right) U(t-a)$ (9)

Substitute $b = \frac{1}{CR}$

but

$$i(t) = V_{1C} (1-e^{-\frac{t}{CR}}) - V_{1C} (1-e^{-\frac{t-a}{CR}}) U(t-a)$$
 (10)

By inspection of equation (10) it can be seen that $i(t)_{maximum}$ will occur at t=a Therefore $i(t)_{max} = \frac{V_1C}{a} (1-e^{-\frac{CR}{CR}})$ (11)

The output voltage can be obtained by integrating equation (9) and dividing by C, giving

$$V(t) = \frac{1}{C} \int_{0}^{t} idt = \frac{V_{1}}{CRab} \int_{0}^{t} (1-e^{-bt})dt - \frac{V_{1}}{CRab} \int_{0}^{t} (1-e^{-b(t-a)})dt$$
(12)
$$= \frac{V_{1}}{CRab} \left[t - \frac{1}{b} + \frac{e^{-bt}}{b} \right]_{t \ge 0} - \frac{V_{1}}{CRab} \left[t - \frac{1}{b} + \frac{e^{-b(t-a)}}{b} \right]_{t \ge a}$$
$$b = \frac{1}{CP}$$
$$t - a$$

Therefore
$$v(t) = \frac{V_1}{a} (t - CR + CRe^{-\frac{t}{CR}}) - \frac{V_1}{a} (t - a - CR + CRe^{-\frac{t}{CR}})$$
(13)
 $t \ge a$

at
$$t = a$$

 $v(a) = \frac{V_1}{a}$ (a - CR + CRe^{- $\frac{a}{CR}$}) (14)

Equation (13) describes the output voltage if the operational amplifier is capable of passing the current given by equation (11), when its output voltage is that given by equation (14) and if the F E T is capa ble of passing this maximum current without leaving its linear "resistive" region.

The equations derived in this section will be utilized in chapter five of this thesis.

3.3 Aperture Time

The term aperture time was defined in section 2.1.3, and it was shown that the related uncertainty voltage was directly proportional to the aperture time. This often leads to the use of sample and hold circuits of the type discussed in section 2.1.4. The SSC converter has an aperture time of only one clock pulse and hence a sample and hold feature is inherent in its operation

3.4 Inverting Amplifier

An ideal operational amplifier is characterized by:

- (a) Infinite voltage gain
- (b) Infinite input resistance
- (c) Zero output resistance
- (d) Infinite bandwidth
- (e) Zero offset

and its equivalent circuit is shown in figure 3.9a. The characteristics of a real operational amplifier differ from these in that the voltage gain, input resistance, output resistance, bandwidth and offset are all finite. An equivalent circuit of a



(a)





A, Z_{in} , and Z_{out} are finite

(b)

Real Operational Amplifier



Operational Amplifier Equivalent Circuits

real operational amplifier is shown in figure 3.9.b

Consider the amplifier shown in figure 3.10







Using a real operational amplifier, the gain is given by^{13}

$$\frac{E_{o}}{E_{i}} = -\frac{Z_{o}}{Z_{i}} \left(\frac{1}{1+U}\right)$$
(1)
where $U = \left(1 + \frac{Z_{out}}{Z_{o}} + \frac{Z_{out}}{Z_{load}}\right) \left(1 + \frac{Z_{o}}{Z_{l}} + \frac{Z_{o}}{Z_{in}}\right)$

$$\left(\frac{A - \frac{Z_{out}}{Z_{o}}}{2}\right)$$

where Z_{out} is the amplifier's open circuit output impedance. This may be expanded as

$$\frac{E_{o}}{E_{i}} = -\frac{Z_{o}}{Z_{l}} \qquad (1 - U + U^{2} - U^{3} + - -)$$

if $\ U \ll l$ this simplifies to

$$\frac{E_0}{E_i} = \frac{-Z_0}{Z_i} (1 - U)$$
(3)

Typical open loop parameters are,

A = 200,000 Z_1 = 10Kohms Z_{in} = .3Mohm Z_0 = 10Kohms Z_{out} = 75

To evaluate equation 3 the term U must be evaluated. From equation 2 U is seen to be a function of Z_{load} , but Z_{load} increases as the load capacitance charges up. The time at which the gain is required occurs when the capacitor is charged to approximately 99.9%, at which time Z_{load} will be very large and



therefore this term of equation 3 is negligible.

Solving for equation (2)

$$U = 1.5 \times 10^{-5}$$

which justifies the assumption used to obtain equation (3)

and from equation (3)

$$\frac{E_{0}}{E_{1}} = -Z_{0} \quad (1 - 1.5 \times 10^{-5})$$
$$= -.999985$$

This means the gain of this circuit is within 0.0015% of the idealized value, and as a result the accuracy of the gain is entirely dependent on the accuracy and

stability of impedances Z_1 and Z_0 .

The finite input offset voltage also introduces an error, but this can be balanced out to a fraction of a millivolt using an external nulling potentiometer. Drift of this offset voltage also introduces an error; this can be minimized by introducing a resistor R_2 , as shown in Figure 3.11.



Fig. 3.11

Introduction of a Resistor to Minimize Drift

3.5 The Voltage Follower

A simple voltage follower is shown in Figure 3.12 and is analysed as follows¹³. By Kirchoff's Mesh Law

$$E_2 + e_1 = E_0$$
 (1)

but

where A is the open loop gain of the operational amplifier

then
$$e_i = -E_0$$
 (2)

Substitute equation (2) into equation (1)

$$E_{2} - \frac{E_{0}}{A} = E_{0}$$
As A tends to infinity E_{0} approaches zero
 \overline{A} $E_{0} = E_{2}$
(3)

In the SSC converter a feedback resistor is present and the voltage follower has the configuration shown in figure 3.13. Ideally there is zero current through R_0 , but in reality the operational amplifier's bias current, I_b , flows through it. Kirchoff's Mesh Law now gives

$$E_2 + e_1 - I_b R_o = E_o$$

and $e_1 = \frac{-E_o}{A}$

therefore $E_2 - \frac{E_0}{A} - I_b R_0 = E_0$ Since E_0 approaches zero as A approaches infinity $E_0 = E_2 - I_b R_0$

A typical operational amplifier with bipolar junction transistors as the input devices has a bias current of 80 nanoamps, and if $R_0 = 10$ K ohms this results in a .8mV error. The bias current is reduced to typically1 nanoamp in operational amplifiers with F E T input devices, resulting in an error of .01 millivolts. For a high accuracy system it is therefore necessary to use an operational amplifier with FET input devices.











Voltage Follower with a Feedback Resistor

CHAPTER 4

REALIZATION OF AN SSC CONVERTER USING DISCRETE COMPONENTS

To verify the concept of an SSC A/D converter as described in chapter 3 it was decided to build a six bit converter using Digital Equipment Corporation R series modules; because the modules are available and the system could be built rapidly. If verification of the system was obtained, the converter was to be rebuilt in a more compact and up to date form, using integrated circuits and FET's.

4.1 Timing Circuits

A block diagram of the timing circuit is shown in Figure 4.1, and its timing diagram is shown in Figure 4.2. The clock is an R40l gateable clock that produces 100 nsecond pulses from -3V to ground. Flip flops FFl and FF2 are R20l modules, these modules are connected as divide by two circuits. The ring counter consists of five type R202 dual flip flops. Eight of the flip flops are connected to form an eight stage ring counter. The eighth stage is required to produce the clock inhibit pulse, I, so the clock can be inhibited and a display of the digital readout can be obtained. A block diagram of a ring counter using R202 flip flops is shown in Figure 4.3. The reset and start block is a manually operated pulser. The pulser output is normally a "one" that is -3Volts. When a conversion is required the



Fig. 4.1

Block Diagram of the Timing Circuit





Eight Stage Ring Counter

push button is depressed and the pulser output changes to a "zero", that is, O volts. This signal is used to set FFl and FF2 and switches the ring counter from the 0000000l to the 10000000 state, that is, the inhibit signal is removed from the clock. When the push button is released, the next clock pulse advances the state of the ring counter to 01000000 and the conversion commences.

A wiring diagram of the timing circuit is shown in figure 4.4, the W520 module is included merely as a supply of -3volts.

4.2 Realization of the SSC Converter

The converter can be realized using Digital Equipment Corporation modules arranged as shown in figure 4.5. The switches 1, 2, 3 and 4 and their respective "and" gates are on an Al2l Multiplexer switch module, and switches 5, 6 and 7 and their respective "and" gates are on another Al2l module. The comparator is an A502 module. The $-E_{ref}$ supply is an A704 module. Hence E_{ref} is -10V and E_{ref} is obtained from the $-E_{ref}$ supply by a potential divider of two $3k\Omega$ precision resistors. A D type flip flop is obtained by using an R201 flip flop module and an R107 inverter as shown. The operational amplifier is a Philbrick type QFT5, FET differential input amplifier; its specification is given in the appendix

A wiring diagram of the converter is shown in figure 4.6.





Wiring Diagram of the Timing Circuit





SSC Converter using D. E C Modules



Fig. 4.6

Wiring Diagram of the SSC Converter

4.3 Calibration of the Converter

The calibration procedure was carried out as follows:-

(1) E_{ref} was adjusted to -10.000 volts

(2) $\frac{E_{ref}}{2}$ was adjusted to -5.000 volts.

(3) To obtain an offset null, the lead connected to pin D of the clock module was removed (refer to figure 4.4. The lead connecting pin H of module Al2l-a to pin L of module R20la figure 4.6, was disconnected from pin L and connected to OV; the lead connecting pin F of module Al2l-a to pin J of R 202a was disconnected at pin J and connected to -3volts; the lead connecting pin J of module Al2l-a to pin M of module R20l-c was disconnected at pin M and connected to -3V. The above procedure connects the inverting input of the amplifier to ground through switch 2, figure 4.5. E_{in} , figure 4.5 was set to zero volts and the start button pushed, thus connecting the noninverting input to zero volts. The external 2.5K ohm trim potentiometer was then adjusted for minimum reading on a digital voltmeter monitoring the amplifier's output. The null voltage was reduced to -0.5 mvolt. (4) To adjust the amplifier for a gain of two in the noninverting mode, E_{in} was increased and the variable resistor RV_1 of figure 4.5 adjusted for a Inputs of greater than -5 volts must not be used or the gain of two. specifications for the multiplexer switches will be exceeded.

4.4 Results

Oscilloscope photographs of the C. $\frac{C}{2}$, S and I waveforms are reproduced in figure 4.7. The leading edge of the first C pulse was used to trigger the oscilloscope. These waveforms meet the requirements shown in figure 4.2.

An oscilloscope photograph of the operational amplifier's output, with an analog input of 4.000 volts is shown in figure 4.8a. The following steps are seen to have occurred: -

clock pulse one	-4V
clock pulse two	-(4x2-0) = -8V
clock pulse three	-(2x8-10)= -6V
clock pulse four	-(2x6-10)= -2V
clock pulse f ive	-(2x2-0) = -4V

resulting in a digital readout of 01101.

Some errors in these arithmetic steps are evident, and can be explained, to a large degree by the fact that the turn on delay of the multiplexer switches is 150 n seconds and the turn off delay is 250 n seconds. This means that for 100 n seconds during every switching interval, capacitors C_1 and C_2 are in parallel with each other, and charge will flow from one to the other, introducing an error.

This problem is illustrated in figured 4.8b and c. Figure 4.8b shows the voltage across C_1 , and figure 4.8c shows the voltage across C_2 , both for an analog input voltage of -4.000 volts. Initially, the voltage across C_1 charges to -4 volts, and the voltage across C_2 is 0 volts. Switching occurs in the following sequence: -



Fig. 4.7

Timing Waveforms



Voltage across

1

(b)



Fig. 4.8

Waveform for a - 4 volt Analog Input

(1) Switches 4 and 7 close. Since switches 3 and 6 are already closed this connects capacitors C_1 and C_2 in parallel with each other

(11) Capacitor C_1 with -4 volts across it loses some charge to C_2 which has 0 volts across it. The result is a drop in voltage across C_1 .

(lll) Switches 3 and 6 open isolating capacitors C_1 and C_2 from each other. During the next switching interval:-

(1) Switches 3 and 6 close.

(11) Capacitor C_2 with -8 volts across it loses some charge to C_1 which has -4 volts across it. This results in a voltage drop across C_2 .

(111) Switches 4 and 7 open isolating C_1 and C_2 from each other.

During the next switching interval: -

(1) Switches 4 and 7 close.

(11) Capacitor C_1 with -6 volts across it gains some charge from C_2 which has -8 volts across it.

(lll) Switches 3 and 6 open and C_1 and C_2 are again isolated from each other. This type of action continues at all switching intervals.

Table 4.1 compares the measured limits of the quantizing levels to the theoretical limits; it can be seen that a maximum error of less than one quantizing level occurs. The converter operated up to a conversion speed of 35 microseconds.

These results were sufficiently encouraging to induce the author to design a more advanced form of the SSC converter using integrated circuits and field effect transistors.

Table 4.1

Converter Quantizing Errors

			•
Theoretical quantizing levels' limits' volts	Quantizing level	Measured quantizing levels' limits volts	Error mV
0			
0.156	0 ,	0.159	+3
0.313	1	0.321	+8
0.469	2	0.469	0
0 625	3	0 62]	-4
0.020	4	0.021	-1
0.781	5	0.771	-10
0.938	5	0.947	+9
1 004	6	1 000	10
1.094	7	1.082	-12
1.250		1.234	-16
1.406	8	1,384	-22
	9		
1.563	10	1.566	+3
1.719	10	1.708	-9
1 875	11	1 007	
1.075	12	1.001	+12
2.031	10	2.011	-20
2.188	13	2. 185	-3
0.644	14		
2.344	15	2.328	-16
2.500		2.492	-8
			_

1	· 16	ì	
2.656	17	2.669	+13
2.813	10	2.825	+12
2.969	18	2.987	+18
3.125	19	3.130	+5
3.281	20	3.291	+10
3.438	21	3.459	+21
3.594	22	3.600	+6
3,750	23	3, 800	+50
3 906	24/	3 910	+4
4 069	25	4.001	τ' 0
4.005	26	4.001	-2
4.219	27	4.215	-4
4.375	28	4.403	+28
4.531	29	4.516	-15
4.688	30	4.680	-7
4.844	. 31	4.820	-24
5.000	32	5.000	0
5.156	22	5.156	0
5,313	94	5,318	+5
5.469	94	5.482	+13
5.625	30 00	5.641	+16
5.781	36	5.800	+19
5.938	37	5,960	+22
	l	l	I

1	1		1 .
	· 38		
6.094	20	6.139	+46
6.250	39	6.262	+12
6.406	40	6.435	+29
0 500	41	C 579	.11
0.003	42	0.075	- 11
6.719	43	6.728	+9
6.875	44	6.920	+45
7.031	44	7.035	+4
7.188	45	7,200	+12
7 344	46/	7 33]	-13
	47		
7.500	48	7,561	+61
7.656	49	7.681	+25
7.813	50	7.834	+21
7.969	50	7.997	+31
8.125	51	8.160	+35
Q 9Q1	52	8 208	+17
0.201	53	0.200	1
8.438	54	8.469	+31
8.594	55	8.633	+39
8.750	FC	8.834	+84
8.906	00	8.906	0
9.063	57	9.064	+1
9, 219	58	9 224	+5
0.000	59		
9.375	1	I 4 394 -	1 +19

CHAPTER 5

A MORE ADVANCED REALIZATION OF THE SSC CONVERTER

This chapter contains the design, construction details and evaluation of a more advanced version of the SSC converter, utilizing integrated circuits and field effect transistors.

5.1 Timing Circuit

A block diagram of the timing circuit is shown in Figure 5.1 and the resulting timing waveforms are shown in Figure 5.2. The clock is a Digital Equipment Corporation type M40l gateable clock. The remaining blocks are derived from Texas Instruments transistor-transistor logic (TTL) integrated circuits as follows:-

(1) The two divide by two circuits are derived from a dual J-K master-slave flip-flop type number SN7473N.

(11) The eight bit ring counter is derived from two five-bit shift register circuits type number SN7496N and supplies the synchronizing (S) and inhibit
(I) signals. The S and I signals are obtained from the gates on a dual four input nand buffer type number SN7440N.

(111) The reset and start block is shown in more detail in Figure 5.3. This figure also shows the clock inhibit logic. Gates 1 and 2, and the two resistors are required to overcome the problem of bouncing contacts of the pushbutton switch.¹⁴ Gates 3 and 4 are used so the clock can be inhibited



F ig. 5.1

Timing Circuit of the SSC Converter



Fig 5.2

Timing Waveforms of the SSC Converter





Reset and Start Circuit

by the inhibit pulse from the ring counter, or when the reset-start button is depressed. A logic "ond' delivered to the clock will inhibit it. The clear pulse is used to clear the ring counter and the divide by two circuits. The preset is used to set the first stage of the ring counter to the "one" state. The four gates are on a quadruple two input nand gate circuit type number 2N7400N.

A wiring diagram of the timing circuit is shown in Figure 5.4.

5.2 The SSC Converter Block Diagram

The block diagram of the SSC converter is shown in Figure 5.5. The nand gates driving the switches are derived from two dual four input nand buffers Texas Instruments type SN7440N. The not "inhibit" input to the gate driving switch 1 is necessary, because if the converter is on but not operating switch 3 will be open and capacitor C_2 will eventually discharge. As a result if switch 1 is on E_{ref} will appear at the amplifier output at $-E_{ref}$, that is -5V, and be applied to the comparator input, since the comparators other input is at +2.5V a differential input of 7.5V occurs and this exceeds the rating of the comparator. It is therefore necessary to isolate E_{ref} from the amplifier input except when a conversion is in progress. This is achieved using the "not inhibit" signal.

The D type flip flop is one of the flip flops on a Texas Instruments type SN7474N dual D type edge-triggered flip flop. The seven analog switches use field effect transistors (FETs) as their switching elements and are described in detail in section 5.3. The E_{ref} and $E_{ref}/2$ supplies were designed as shown in section 5.4. The comparator is a Texas Instruments type SN72710N comparator and more



Fig. 5.4

Wiring Diagram of the Timing Circuit



Fig. 5.5
information on this unit is given in section 5.5. Two different operational amplifiers were used and are described in sections 5.7 and 5.8.

The value of the components shown in figure 5.5 are:

 $R_1 = R_2 = 10Kohms$

 $RV_1 = 200 \text{ ohms}$

 $R_3 = 4.7 K ohms$

 $C_1 = C_2 = 4,700 pF$

5.3 <u>FET Analog Switches</u>^{15,16,17,18,19}

The drain characteristics of an n channel junction FET are shown in Figure 5.6. The on resistance, R_{on} , is the reciprocal of the slope of the characteristic before the saturation knee. It can be seen from the figure that as V_{GS}



Fig. 5 6



becomes more negative the on resistance of the FET increases, until at $V_{GS} = -V_p$ the drain to source current I_{DS} is reduced to zero and the FET is switched off. $-V_p$ is known as the pinch-off voltage. I_{DSS} is the drain to source saturation current.

The simplest FET switch possible together with its associated waveforms is shown in Figure 5.7 The input voltage $-E_{IN}$ is a d.c. value with a possible range from O to $-E_{max}$ and is shown in the figure by a broken line. The output voltage is equal to $-E_{IN}$ when the switch is on.

Suppose R_{ON} must not vary by more than 2:1 and as a result $-E_{GS}$ can only vary from OV to $-E_p$. Since $-E_{GS} = -E_G + E_{IN}$, the gate voltage to hold the switch on, E_{GON} must not go more positive than $-E_p$. Let $-E_{GON} = -E_p$; E_{INMAX} is then $-E_p$ to prevent forward biasing of the source to gate junction. The switch is turned off when the gate to source voltage, $E_G - E_{IN}$ is more negative than the pinch off voltage, $-E_p$. Therefore for pinch off to occur when $-E_{IN} = -E_{MAX}$, $-E_{GOFF}$ must be equal to a greater than $-(E_p+E_{MAX})$.

It is seen from the above that this type of switch is only good for input voltages of less than $\frac{E_p}{2}$ and even then R_{ON} varies by a factor of 2:1.

A circuit that provides $E_{GS} = 0$ for an input voltage within a specified range, is shown along with its associated waveforms in Figure 5.8. When the gate drive voltage E_G is positive the diode CRl is reverse biased and the gate assumes the same voltage as the source; hence R_{ON} is maintained at its minimum value. Application of a negative gate drive voltage forward biases the diode switching it







A Simple FET Analog Switch





Principles of the FET Analog Switch

100

MCMASTER UNIVERSITY LIBRARY.

on, therefore the negative gate drive voltage is applied to the gate and the switch is turned off. The voltage limits for this circuit are:

(1) E_{IN} cannot be more positive than E_{GON} , as this would result in a forward bias between the gate and source.

(11) E_{IN} cannot go more negative than $E_{GOFF} - E_p$.

For the SSC converter it was necessary to limit the analog input to the range O to +5V (see section 5.5).

Therefore from (1)
$$E_{GON} \ge 5V$$
 (1)

and from (11)
$$E_{GOFF} \ge E_p$$
 (2)
where E_p is typically -7V

A circuit had to be designed to generate the voltages given by equations(1) and (2) from the integrated circuit logic levels of O and 3V.

A circuit that can meet these requirements is shown in Figure 5.9, where





The FET Analog Switch

 CR_2 is a 15 volt zener diode and Q_2 is a high speed switching transistor. When the input is at OV the anode of CR_2 is at -15V hence Q_2 is held off, therefore its collector is at +15V and the diode CR_1 is reverse biased and the FET Q_1 conducts. When the input rises to +3V the anode of CR_2 rises to -12volts and the transistor turns hard on, therefore its collector drops to -15V and forward biases the diode CR_1 , thus switching the FET off.

Since the FET is switched on by the sipolar junction transistor switching off, the switches will open more quickly than they close, which is the desired switching action as discussed in section 4.4.

The devices selected for this switching circuit were:

(1) A Texas Instruments TIS73 n channel junction FET was selected for Q_1 due to its low on resistance of 25 ohms, high saturation current, I_{DSS} , of 50mamps, and low drain to gate capacitance C_{DG} = 8pF.

(11) A 2N5028 silicon transistor was selected for Q_2 because of its high cut off frequency $f_t = 500$ MHz and the fact that its collector to emitter breakdown voltage V_{CEO} equals the necessary 30 volts.

(111) A 1N3182 was selected for diode CR_1 due to its low leakage current of 2 namps at a reverse voltage of 20 volts.

(IV) A Philips type BZY88Cl5 zener diode was selected as the 15V zener diode. The resistance values were calculated as follows:

Let $R_3 = 4.7$ Kohms

Then I_c = $\frac{30}{4.7}$ = 6.4m A

From 2N5028 specifications

$$h_{\text{FEmin}} = 100$$

therefore the necessary base current is

$$I_{Bmin} = \frac{6.4}{100} = .064 m^{A}$$

Overdrive the base current three times to reduce the turn on time;

therefore $I_B = .192mA$

The voltage across R_1 and R_2 in Q_2 's conducting state is 3 volts, the voltage across R_2 is 0.7 volts (V_{CEsat}) therefore the voltage across R_1 is 2.3 volts.

Let bleeder current through $R_2 = 0.3 \text{mA}$

therefore $R_2 = \frac{0.7}{.3} \approx 2.2K$ The current through $R_1 = 0.3 + 0.19mA$

= 0.49 mA

therefore $R_1 = \frac{2.3}{.49} \approx 4.7$ kohms

5.3.1 Switching Waveforms

The analog switch shown in Figure 5.9 was tested using a 4.7Kohm resistive load and +5v dc input. Oscilloscope photographs of the switching waveforms as the switch turned on are reproduced in Figure 5.10. Figure 5.11 shows the waveforms for the switch turning off. From the figures it can be seen that the switch turns off more rapidly (0.2µsecs) than it switches on (0.3µsecs) as required.





Waveforms for switch turning on.



Waveforms for switch turning off.

5.4 Reference Supplies

The 5V reference supply shown in Figure 5.12 was designed to meet the following specification: -

- (l) Required reference voltage $+5V \pm 5mV$
- (ll) Load current 0 to 0.5mA
- (111) Input power supply +15V \pm 4%
- (IV) Ambient temperature 25°C







 E_{ref} for this circuit varies from its nominal value due to changes in E_{cc} , I_L and temperature Zener diodes CR_1 and CR_2 are used to stabilize E_{ref} against changes in E_{cc} , as follows:-

If E_{cc} changes by ΔE_{cc} the voltage across CR_1 changes by ΔE_{Z1}

$$\Delta E_{Z1} = \Delta E_{cc} \frac{Z_1}{R_1 + Z_1}$$
(1)

where Z_1 is the dynamic impedance of CR_1 . The variation in E_B , the voltage at the base of transistor Q_1 , is therefore

$$\Delta E_{B} = \Delta E_{Z1} \qquad \frac{Z_{2}}{R_{2} + R_{5} + Z_{2}}$$
(2)

where Z_2 is equal to the sum of the dynamic impedance of CR_2 and R_6 ; the resistance from the wiper of RV_1 to CR_2 . R_5 is the resistance from the wiper of RV_1 to R_2 .

Since transistor Q_1 is in the emitter follower configuration, the change in E_{ref} , ΔE_{ref} that occurs due to a change in E_{cc} of ΔE_{cc} is ΔE_B . ΔE_B is obtained by combining equations (1) and (2) which yields

$$\Delta E_{ref} \Big|_{\Delta I_{L}=0} = \Delta E_{cc} \left(\frac{Z_{1}}{(R_{1}+Z_{1})} \right) \left(\frac{Z_{2}}{(R_{2}+R_{5}+Z_{2})} \right)$$
(3)

The emitter follower Q_1 is used to reduce the changes in ΔE_{ref} that occur due to changes in load current ΔI_L .

$$\Delta \mathbf{E}_{ref} \mid_{\Delta \mathbf{E}_{cc} = 0} = \Delta \mathbf{I}_{\mathbf{L}} \mathbf{Z}_{o} + \Delta \mathbf{I}_{\mathbf{Z}} \mathbf{Z}_{2}$$
(4)

where Z_0 is the dynamic output impedance of the emitter follower, and ΔI_Z is the variation in current through CR_2 as a result of the change in load current ΔI_L .

The zener diodes used in the reference supply are:-

(l) CR₁ is a Philips BZY94Cl0 400m watt zener diode with a breakdown

voltage of 10V at $I_Z = 5mA$, a temperature coefficient $S_Z = 7mV/^{O}C$, and a dynamic impedance of less than 25 ohms.

(11) CR₂ is a Texas Instruments 1N752 400m watt reference diode with a breakdown voltage of 5.6V at $I_Z = 20$ mA, a temperature coefficient $S_Z = +.006\%/^{O}$ C and a dynamic impedance of less than 11 ohms.

Substituting the above information into equation (3) for $\Delta E_{cc} = 0.6V$ (i.e. 4% of 15V) yields

$$\Delta E_{ref} \Delta I_{L} = 0 = 3.0 mV$$
(5)

The dynamic output admittance, Z_0 of the 2N5183 used as Q_1 is given by

$$Z_0 = r_e + \frac{Z_2}{h_{fe}}$$

where \boldsymbol{r}_{e} is the emitter diode resistance given by

 $r_e \sim \frac{25}{I_{EmA}} = 1.1 \text{ ohms}$

 Z_2 , the dynamic resistance between the base of Q_1 and ground is 36 ohms and

$$h_{femin} = 70$$

therefore $Z_0 = 1.1 + \frac{36}{70} = 1.61$ ohms

 ΔE_{ref} due to a load current variation of 0.5mA is calculated using equation (4) and yields

$$\Delta E_{ref} \Big|_{\Delta E_{cc=0}} = 1. \, \text{lmV}$$
(6)

The worst case variation $\Delta E_{ref max}$ due to variations of ΔE_{cc} and ΔI_L is therefore from equations (5) and (6)

 $\Delta E_{ref max} = 4. lmV$

A similar reference supply was designed to provide the 2.5V reference. The

circuit is shown in Figure 5.13, and meets the specifications

- (1) Reference voltage +2.5V \pm 5mV
- (ll) Load current 0 to 0.1mA
- (111) Input power supply +15V + 4%
- (IV) Ambient temperature 25°C.



Fig. 5.13

2. 5Volt Reference Supply

5.5 Comparator

The comparator used was a Texas Instruments SN72710N integrated circuit. The specification for this comparator is given in the appendix, and it is seen to have a maximum input of \pm 5V and a maximum differential input of \pm 5 volts. The comparator requires a power supply of \pm 12V and -6 volts. This supply was derived from the \pm 15V supply using the circuit shown in Figure 5.14.



Fig. 5.14

Comparator Power Supply

5.6 Calibration Procedure

The following steps must be followed to calibrate the converter:

- (1) Set E_{ref} to 5.000 volts
- (11) Set $\underline{E_{ref}}$ to 2.500 volts
- (111) Remove the Bipolar Junction Transistor's (BJT's) from switches 2 and

5, thus closing switches 2 and 5.

Connect E_{in} to 0V and adjust the operational amplifier's null potentiometer for minimum output voltage.

(IV) Increase E_{in} to some voltage less than 2.5 volts and adjust the gain control potentiometer for a gain of two.

5.7 <u>Results Using a µA741 Operational Amplifier</u>

The specification of the μ A74l integrated circuit operational amplifier is shown in the appendix , from which it is seen that the amplifier has a slew rate of 0.5V/µsec, and a short circuit output current of 25mA.

The maximum required output current supplied by equation (11) of section 3.2.1 is $\frac{1}{CR}$

$$i(a)_{max} = V_1 C(1-e^{-CR})$$
$$= 2.4mA$$

this current has to be supplied at a voltage given by equation (14) of section 3.2.1

$$v(a) = \frac{V_1}{a} (a - CR + CR_e^{-CR})$$

= 4.9 volts

The amplifier is capable of delivering 2.4mamps at 4.9 volts; hence the speed of this system is limited by the slew rate and RC time constant.

The amplifier was calibrated following the procedure of section 5.6. The voltage waveform across C_1 was observed with a full scale analog input of 5 volts. An acquisition time of 14µsecs was observed; where acquisition time is defined as the time taken for the voltage to get within 1% of the input voltage for the last time.

The accuracy of the SSC converter was measured by slowly increasing the analog input voltage from 0 volts to 5 volts and recording the levels at which the binary output changes. A comparison of the theoretical quantizing limits to the measured limits is shown in table 5.1. The results are obtained with a clock frequency of 20KHz.

Table 5.1	
-----------	--

Converter Quantizing Errors Using a $\mu A74l$ Operational Amplifier

Theoretical quantizing levels' limits volts	Quantizing level	Measured quantizing levels' limits volts	Error mV
0			
0 078	0	0.076	-9
0.018	1	0.010	-2
0.156	9	0.157	+1
0.234	4	0.234	0
0 312	3	0 314	+2
0.012	4	0.011	
0.391	5	0.391	0
0.469		0.472	+3
0.547	6	0.551	+4
0 095	7	0.000	1 5
0.025	8	0.030	40
0.703	9	0.707	+4
0.781	0	0.785	+4
0.859	10	0.866	+5
	11		
0.937	12	0.942	+5
1.016	10	1.023	+7
1.094	13	1.101	+7

1.328 1.406 1.484 1.562 1.640

1.172

1.250

1.719

2.031

2.109

2.188

2.266

2.344

2.422

2.500

2.578

2.656

2.734

2.813

1.797

1.875

1.953

22 /

20

23

 $\mathbf{24}$

 $\mathbf{25}$

 $\mathbf{26}$

 $\mathbf{27}$

28

29

30

31

32

33

34

35

14

15

16

17

18

19

21

1.492

1.181

1.255

1.412

1.570

1.648

1.730

1.809

1.885

1.962

2.041

2.121

2.201

2.277

2.357

2.437

2.500

2.576

2.656

2.736

2.815

• •

1.332 +4

+9

+5

+6

+8

+8

+8

+11

+12

+10

+9

+10

+12

+14

+11

+13

+15

0

-2

0

+2

+2

ł

(l ' 00	1	ł
2.891	30	2.894	+3
2.969	37	2.973	+4
3.047	38	3.056	+9
3.125	39	3.129	+4
3.203	40	3.208	+5
3.281	41	3.287	+6
3.359	42	3.368	+9
3.438	43	3.446	+8
3.516	44	3.523	+7
3,594	45	3.604	+10
3.672	46	3, 681	+9
3.750	47	3,761	+11
3.828	48	3,834	+6
3.906	49	3.914	+8
3.984	50	3,992	+8
4.063	51	4.071	+8
4.140	52	4.150	+10
4.219	53	4,228	+9
4.297	54	4.307	+10
4.375	55	4.386	+11
4.453	56	4.463	+10
4.531	57	4.540	+9
			а. С

4 000 11	
4.609 4.620 +11	
4.688 4.700 +12	
4.766 4.777 +11	
4.844 4.856 +12	
62 4.922 4.937 +15	
63 5.000	

It can be seen from the table that the errors are within the range of -2 to +15m volts, i.e. within \pm 0.3%. An accuracy of this figure indicates that 7 or 8 bits rather than 6 can be attained.

5.8 Results Using a Philbrick type QFT5 Operational Amplifier

The specification of the QFT5 is given in the appendix and from this it can be seen that the amplifier has a slew rate of $5V/\mu$ sec.

The maximum output current according to equation (11) of section 3.2.1 is

$$i(a)_{max} = \frac{V_1}{a} C(1 - e^{-\frac{a}{CR}})$$

= 5 x 10⁶ x 4,700 x 10⁻¹²(1-e^{-\frac{1}{T2}})
= 24mA

This current has to be supplied at a voltage given by equation (14) of section 3.2.1

$$v(a) = V_{1} (a - CR + CRe^{-a}CR)$$
$$= 4.4 \text{ volts}$$

The amplifier is capable of meeting these requirements, but it was observed that the acquisition time was reduced if a current booster (Analog Devices type Bl00)

was used as shown in Figure 5.15.



Fig. 5.15

Operation Amplifier with a Current Booster

The specification of the current booster is given in the appendix. This reduction in acquisition time is illustrated in Figure 5.16, which shows the waveform across C_1 for a 5 volt input. In (a) the current booster is not used and in (b) the current booster is used. This improvement results largely from a reduction in the time required to recover from the overshoot. The acquisition time from (b) is approximately 3.5µsec.

The ring counter was extended by two stages; thus obtaining an 8 bit converter. This utilizes the accuracy of the converter more efficiently.

The converter was calibrated in accordance with section 5.6, and the results recorded in table 5.2 were obtained, with a clock frequency of 200kHz.



Waveform without the current booster



(b)

Waveform with the current booster

Fig. 5.16

Waveforms across C_1 with a 5 volt input

Table 5	j., .	2
---------	-------	---

Theoretical quantizing levels' limits volts	Quantizing level	Measured quantizing levels' limits volts	Error mV
0			
.078	4	.075	-3
.156	8	.155	1
. 234	12	.231	-3
. 313	16	. 307	6
. 391	20	.400	+9
.469	24	.470	+1
. 547	28	.542	-5
.625	32	.623	-2
.703	36	.696	-7
.781	40	.776	-5
.859	44	.853	-6
. 938	48	.936	-2
1.016	52	1.013	-3
1.094	56	1.038	-6
1.172	60	1.169	-3
1.250	64	1.246	-4
1.328	68	1.318	-10
1.406	72	1.396	-10
1.484	76	1.476	-8
1.563	80	1.557	-6
1.640	84	1.632	-8
1.719	88	1.711	-8
1.797	92	1.790	-7
1.875	96	1.870	-5
1.953	100	1.947	-6
2.031	104	2.022	-9
2.109	103	2,100	-9
2.188	112	2.184	-4
2.265	-116	2.258	-8
2.344	120	2.336	-8
2.422	124	2.417	-5
2.500	128	2.494	-6
2.578	132	2.568	-10
2.653	136	2.646	-10

Converter Quantizing Errors Using a QFTS Operational Amplifier

0 504	140	0 7 0 0	0
2.734	140	2.725	-8
2.813	144	2.803	-5
2.891	143	2.887	-4
2.969	152	2.962	-7
3.047	156	3.043	-4
3.125	160	3.122	-3
3.203	164	3.19 8	-5
3.281	168	3.275	-6
3.359	172	3.354	-4
3.438	176	3.435	-2
3.516	180	3.510	-6
3.594	184	3.588	-6
3.672	188	3.665	7
3.750	192	3.750	0
3.828	196	3.827	-l
3,906	200	3.903	-3
3.984	204	3.982	-2
4.063	208	4.058	-5
4.140	212	4.130	-10
4.219	216	4.210	-9
4.297	220	4.291	-6
4.375	224	4.371	-4
4.453	228	4,338	-5
4.531	232	4.525	-6
4.609	236	4.602	7
4.688	240	4,680	-8
4.766	244	4.760	-6
4.844	248	4.841	-3
4.922	252	4.915	-7
5.000			

The system switches at the required voltages within ± 10 mV, that is, the system has an accuracy of $\pm 0.2\%$.

Figure 5.17(a) is an oscilloscope photograph of the operational amplifiers output waveform for an analog input of 2 volts. Figures 5.17(b) and (c) show the waveforms across capacitors C_1 and C_2 . It can be seen that the errors, discussed in section 5.4, due to switches closing before others open have been eliminated. It can also be seen that the voltage across the capacitors has not been appreciably effected by the input capacitance of the operational amplifier.





(b)





(c)



Converter Waveforms for 2V Input

The clock frequency was increased and the converter operated up to a clock frequency of 350kHz. Figure 5.18(a) shows the amplifier's output at 300kHz for an input of 3 volts. The figure shows that the acquisition time is longest for the first clock pulse; hence if this first sample period could be increased the conversion rate could also be increased. This increased sample time was achieved by using the C/2 pulse to advance the ring counter, and by decreasing the number of stages in the ring counter from ten to six. This results in the timing diagram shown in Figure 5.19. With this timing arrangement the converter operated up to a clock frequency of 700kHz. Figure 5.18(b) shows the waveform with a 500kHz clock frequency for a 3 volt input.

A photograph of the SSC converter is shown in Figure 5.20.

5.7 Converter Component Cost

A list of components and their prices is shown in table 5.3. The table shows that the total component cost is only \$131.33 and that the two most expensive items are the current booster and the operational amplifier. It should be noted that this price does not include the clock.

5.8 Conclusions

An eight bit SSC converter with an accuracy of $\pm 0.2\%$ and a conversion time of 16µsec has been built for a component cost of less than \$132. In production this cost could probably be reduced, especially as the converter appears suitable for fabrication as a large scale integration circuit. The cost of this converter compares favourably to other types of converters with similar specifications.

An SSC converter with higher accuracy and speed could be built using:-



(a)

Waveform at 300kHz Clock Frequency



(b)

Waveform at 500kHz Clock Frequency

Fig. 5.18

Waveforms at the Operational Amplifier's Output





Fig. 5.20 The SSC Converter

Tał	ble	5.	3
-----	-----	----	---

Converter Component Co

Component type	Number Required	Price Per Item \$	Price \$
5W resistor	1	0.35	Q 35
1/2W resistor	41	0.016	0.66
1% resistor	2	0.50	1.00
multiturn	-		
potentiometer	4	2.31	9.24
50nF can.	7	0.20	1.40
4.700pF cap.	2	° 0.20	. 40
1N3182	7	0.82	5.74
1N4372	1	1.44	1.44
1N752	2	1.20	2.40
BZY88C15	7	0.83	5.81
BZY94C10	2	0.83	1.66
BZY94C12	1	0.83	.83
BZY88C5V6	1	0.75	.75
BZY88C5V1	1	0.75	.75
2N5183	2	0.25	0.50
2N 50 28	7	0.90	3.60
T1 S 73	7	1.91	13.37
QFT5	1	20.00	20.00
B100	1	30.00	30.00
SN7440N	3	1.45	4.35
S N7473N	. 1	3.64	3.64
SN7496 N	2	6.68	13.36
SN74 00N	1	1.26	1.26
S N7474N	1	2.52	2.52
SN72710N	1	4.80	4.80
Pushbutton			
switch	1	1.50	1.50
		Tot	tal \$131.33

(1) A more accurate comparator

(ll) More stable reference voltages

(111) Switching FET's with lower on resistance

(IV) An operational amplifier with a higher slew rate

The major advantages of the SSC converter are:-

(l) High performance to cost ratio

(11) Inherent sample and hold function

- (lll) Suitability for L.S.I.
 - (IV) High input impedance

(V) Little additional cost is involved to increase the number of bits.The above advantages indicate that the SSC converter has a very promisingfuture indeed, and that further research should be carried out in this field.

APPENDIX



QFT-5 FIELD EFFECT TRANSISTOR INPUT OPERATIONAL AMPLIFIER

SPECIAL FEATURES

- ±10V@±5mA GUARANTEED MINIMUM OUTPUT
- INGR INPUT IMPEDANCES TYPICALLY 10¹⁰ C DIFFERENTIAL AND COMMON MODE
- 100,000 TYPICAL DC GAIN WITH FULL RATED LOAD
- GOOD SLEWING RATE 5V/45 MINIMUM



PACKAGE OUTLINE AND BASE CONNECTION DIAGRAM



P/N BU QFT-S

BULLETIN

Cese Size	рів () в	Grid Spocing	Waight	Yeurs	Mating
96	040	4	30	73	NSK-7

GENERAL DESCRIPTION

►NEXUE: typeQFT-5 is a new low cost general purpose operational amplifier featuring field effect transistor inputs. This unit is constructed of silicon semiconductors and other selected parts to insure reliable operation over the temperature range of -25°C to +85°C. The QFT-5 typically provides 10¹⁰ ohms differential and common mode input impedances, and less than 1nA input bias current at 25°C.

PROTECTION

The input circuitry of this amplifier is fully protected against damage due to accidental connection of the input terminals across the power supply. The output circuitry is also protected against short term short circuits to ground and to either power supply terminal at 25° C.

APPLICATIONS

The QFT-5 operational amplifier can be used in a wide variety of industrial and medical applications where cost is an important factor. For detailed applications assistance contact the SNEXUE* Applications Engineering Department.

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature	-55°C to +100°C
Operating Temperature	-25°C to +85°C
Supply Voltage	±18 Volts
Common Mode Input Voltage	±18 Volts
Differential Input Voltage	±30 Volts

*Absolute Maximum Ratings correspond to the maximum stresses to which the amplifier can be subjected without permanent danwge. Conformance to the electrical specifications under these conditions is not guaranteed,

PHILBRICK/NEXUS RESEARCH A TELEDYNE COMPANY Allied Drive at Route 128 Dedham, Massachusetts 02026 (617) 329-1600 NEXUS TYPE QFT5

Electrical specifications w 25°C and 115 volt supply unless noted

CHARACTERISTICS	SYMBOL	TYPICAL	GUARANTEED	TEST CONDITIONS
RATED OUTPUT				
Usable Voltage Range	E		+12V (Min.)	$\mathbf{R} = 10 \mathbf{k} \mathbf{C}^2$
Usable Voltage Range	E	±11V	+ 10V (Min.)	$R_{\rm ext} = 2k\Omega^{1}$
Maximum Current & Full Output Voitage	Î	±5.5mA	15mA (Min.)	
Short Circuit to Ground (Short Term)	ı ı		120mA (Max.)	R = short
COMMON MODE	225		. ,	LL
Rejection Ratio 2 de	CMPP	7740	603D (NTL-)	D = 157
Usable Input Voltage Range	F	· - ·	AGV (Min.)	
	~cm		Tov (Mile)	
OPEN LOOP GAIN	A	150,000	75,000 (Min.)	$R_{LL} = 10k\Omega^{1}$
	A	100,000	50, 000 (Min.)	R _{LL} = 2kii (Full Load) 1
FREQUENCY RESPONSE				
Small Signal Unity Gain Inverter	, ſ	2. OMHz	1. 7MHz (Min.)	$R_i = 10k\Omega; R_f = 10k\Omega$
Maximum Frequency for Full Output	f _p		100kHz (Min.)	$R_{i} = 10k\Omega; R_{f} = 10k\Omega; R_{I,I} = 2k\Omega^{1}$
Slewing Rate, Full Load	SR	5. 5V/µs	5V/µs (Min.)	$R_i = 10k\Omega; R_f = 10k\Omega$
Capacitive Loading w/out Causing Instability	с _г	nolimit(µf)		$R_i = 10k\Omega; R_f = 10k\Omega$
Gain Margin			12dB (Min.)	R _i = 10k0; R _f = 10k0
Phase Margin			60° (Min.)	$R_i = 10k\Omega; R_f = 10k\Omega$
RECOVERY TIME FROM OVERDRIVE	TOL		125µ5 (Max.)	$R_{i} = 10k_{i}^{2}; R_{f} = \infty; E_{in} = \pm 3V$
SETTLING TIME (to 0. 1% of final value)	τ _s	عما 10		$R_{i} = 10k\Omega; R_{f} = 10k\Omega; E_{in} = \pm 10V$
INPUT VOLTAGE OFFSET				
Temperature Coefficient	TCE	50µV/°C	300µV/"€ (Max,)	-25°C to +85°C
vs. Power Supply			800µV/ V (M ax.)	$\pm 14V < V_{cc} < \pm 16V$
vs. Common Mode			800µV V (Max.)	$E_{cm} = \pm 6V$
EXTERNAL OFFSET VOLTAGE TRIM POTENTIOMETER	R	2, 5ksî		
INPUT BLAS CURRENT ²				
Either Input @ 25°C	Ihiac		InA (Nara)	$R_{tost} = 1MG$
Temperature Coefficient	TCI		0.4nA/*C (Max.)	-25°C to +85°C
vs. Power Supply			50pA 'V (Max.)	$\pm 14V < V_{cc} < \pm 16V$
vs. Common Mode	•-		100pA/V (Max.)	$E_{cm} = \pm 6V$
INPUT DIFFERENCE CURRENT	laiff		500pA (Max.)	$R_{test} = 1M$
WIDEBAND INPUT NOISE VOLTAGE	۳n	30µVrms	50µVrms (Max.)	R _i = 100∩; R _f = 10kΩ; BW≈20kHz
INPUT IMPEDANCE				
Differential	z,	10 ^{1 ខ} តិ	10 ⁹ î. (Min.)	Test Frequency = dc
Common Mode	z	10 ^{1 °} û	10 ⁹ (Min.)	Test Frequency = dc
OUTPUT IMPEDANCE				
Open Loop	Z_	5,0000	10, 000 (Max.)	Test Frequency = 10Hz
DOWED DECHEDEMENTS	o	•	· •	· · · · · · · ·
Current Quiescent	T		InmA (Max.)	
Current, Quiescent	сс 1		ISmA (Max.)	$\mathbf{R} = 2\mathbf{L}0^{1}$
Corrent, run Output	'cc		source (make)	"LL - IN

(1) R_{LL} is the parallel combination of feedback resistor R_f and external load resistance R_L .

(2) Input Bias Current (I,) was formerly called Input Offset Current (I,). The change in terminology is for the purpose of conforming to recent (but unofficial) conventional usage.

Right reserved to change specifications without notice.

PRINTED IN U.S.A.

FAIRCHILD LINEAR INTEGRATED CIRCUITS µA741C

FEATURES:

- NO FREQUENCY COMPENSATION REQUIRED
- SHORT-CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH UP

GENERAL DESCRIPTION — The μ A741C is a high performance monolithic operational amplifier constructed on a single silicon chip, using the Fairchild Planar[•] epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of "latch-up" tendencies make the μ A741C ideal for use as a voltage follower. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The μ A741C is short-circuit protected, has the same pin configuration as the popular μ A709C operational amplifier, but requires no external components for frequency compensation. The internal 6dB/octave roll-off insures stability in closed loop applications. For full temperature range operation (-55° C to $+125^{\circ}$ C) see μ A741 data sheet.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	±15 V
Voltage between Offset Null and V-	±0.5 V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature (Soldering, 60 sec)	300°C
Output Short-Circuit Duration (Note 3)	Indefinite



NOTES:

(1) Rating applies for ambient temperatures to +70°C.

(2) For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
 (3) Short circuit may be to ground or either supply.

FAIRCHILD LINEAR INTEGRATED CIRCUITS μ A741C

ELECTRICAL CHARACTERISTICS (V_s = ± 15 V, T_A = 25°C unless otherwise specified)

PARAMETERS (see definitions)	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	$R_{\rm S} \leq 10 \ {\rm k}\Omega$. 2.0	6.0	m٧
Input Offset Current			20	200	nA
Input Bias Current			80	500	nA
Input Resistance		0.3	2.0		MΩ
Input Capacitance			1.4		pF
Offset Voltage Adjustment Range	k.		±15		۳V
Input Voltage Range		±12	±13		v
Common Mode Rejection Ratio	$R_{s} \leq 10 \ k\Omega$	70	· √ 90		dB
Supply Voltage Rejection Ratio	$R_{s} \leq 10 \ k\Omega$		30	150	μ V/V
Large Signal Voltage Gain	$R_{L} \geq 2 k\Omega$, $V_{out} = \pm 10 V$	20,000	200,000		
Output Voltage Swing	$R_{L} \geq 10 \ k\Omega$	±12	±14		۷.
	$R_{L} \geq 2 k\Omega$	±10	±13		V
Output Resistance			75		Ω
Output Short-Circuit Current			25		mA
Supply Current			1.7	2.8	mA
Power Consumption			50	85	Wm
Transient Response (unity gain)	$V_{i_B} = 20 \text{ mV}, R_L = 2 \text{ kG}, C_L \le 100 \text{ pF}$		· · ·		
Risetime			0.3		μS
Overshoot			5.0		%
Slew Rate	$R_L \geq 2 k\Omega$		0.5		V∕µs
The following specifications apply	for $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$:				
Input Offset Voltage				7.5	mV
Input Offset Current				300	nA
Input Bias Current				800	nA
Large-Signal Voltage Gain	$R_{L} \geq 2 k\Omega$, $V_{out} = \pm 10 V$	15,000			
Output Voltage Swing	$R_{L} \geq 2 k\Omega$	±10	±13		Y

ANALOG DEVICES MODEL 100 CURRENT BOOSTER



TYPES SN72 710, SN72 710L, SN72 710N DIFFERENTIAL COMPARATORS

absolute m	aximum ratings					•													•									
	Supply Voltages (See Note 1	I): V _{CCI}		•	•	•		•	•	•	•	•	•		•	•	•	•.		•						÷	14 V	
	. •	VCC2	•	•	•	•		•	•		•	•	•		•	•		•	•	•	•	•		٠	•	•	-7 V	
	Differential Input Voltage (S	See Note 2).					•			•	•	•	•	•	•				•			•			•	±5 ∨	
	Input Voltage (Either Input,	See Note	1).	•											•	•			•	•		•	•			•	±7 ∨	
	Peak Output Current				•										•												10 mA	
	Continuous Total Power Diss	ipation: S	N72	710	an	1 S I	172	710)L																	20	Wm 00	
		. s	N72	710	N																					30	W m 00	
	Operating Free-Air Tempera	ture Range																							0*0	C to	70°C	
	Storage Temperature Range:	SN72 710) and	150	172	710	Ł							•										-6	5°C	to	150°C	
		SN72 710	N								•			٠	-	•						•	•	-5	5°C	to	150°C	

NOTES:

These voltage values are with respect to network ground.
 These voltage values are with respect to the other inclust.

electrical characteristics (unless otherwise noted V_{CC1} = 10^{5} , V_{CC2} = -6 V, T_A = 25°C)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DI}	Differential-input offset voltage	$R_{S} \leq 200 \ \Omega, T_{A} = 0^{\circ}C $ to 70°C			10	mV
		V _{out} = 1.4 V, R _S ≤ 200 Ω		2	7.5	mV
^α VDI	Differential~input offset voltage temperature coefficient (See Note 7)	T _A = 0°C to 70°C		7.5		µV/deg
DI	Differential-input offset current (See Note 7)	T _A = 0°C to 70°C			25	μA
		V = 1,4 V .		1	15	μA
1.	Input current	T _A = 0°C to 70°C			150	μA
		· · · · · · · · · · · · · · · · · · ·		25	100	μA
V _{iņ}	Maximum input voltage range (See Note 1)	V _{CC2} = -7 V	±5			V
V _{in D}	Differentiai-input voltage range (See Note 2)		±5			V
Av	Voltage gain	T _A = 0°C to 70°C	500			
	•		700	1200		
.V _{out(1)}	Logical 1 level output voltage	V. ≥ 15 mV, I ≤ -0.5 mA in D	2.5	3.5	4	V
V _{out(0)}	Logical O level output voltage	V ≥ 15 mV, 1 ≤ 1.6 mA	~1	-0.5	0	V
rout	Output resistance			200		Ω
PT	Total power dissipation		1	110		mW

NOTE:

7.

Specified for the following output voltage levels: when $T_A = 0^{\circ}C V_{out} = 1.5 V$, when $T_A = 25^{\circ}C V_{out} = 1.4 V$, and when $T_A = 70^{\circ}C V_{out} = 1.2 V$. These output voltage levels were selected as they fault within the logic threshold voltage ranges normally found in digital integrated logic circuits.

switching characteristics, $V_{CC1} = 12 V$, $V_{CC2} = -6 V$, $T_A = 25 °C$

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
Response time (See Note 6)	V _{in} = 100 mV	40	ns

NOTE:

6. The interval of time between application of a 100 mV input step function and the time when the output crosses the logic threshold voltage. For testing purposes, conditions are established at the differential-input terminals whereby an input step function from 100 mV to 0 will cause the output voltage to rise just to the selected threshold voltage of 1.4 V. Conditions on the input used as a reference are then adjusted to cause the 100 mV input to five 5 mV beyond the previously established conditions and the response time is measured.


Solid Gircuit **SEMICONDUCTOR NETWORKS**+

TYPES SN52 710, SN52 710L, SN52 710N, SN72 710, SN72 710L, SN72 710N **DIFFERENTIAL COMPARATORS**

DIFFERENTIAL VOLTAGE COMPARATORS

featuring

• Fast Response Times

Low Offset Characteristics

description

The SN52 710 circuit is a high-speed comparator with differential inputs and a low impedance output. Component matching, inherent with silicon monolithic circuit fabrication techniques, produces a comparator circuit with low drift and offset characteristics. This circuit is particularly attractive for applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed voltage comparator. The SN52 710, SN52 710L and SN52 710N are characterized for operation over the temperature range of -55°C to 125°C. The SN72 710, SN72 710L and SN72 710N are characterized for operation from 0°C to 70°C.

Texas Instruments Series 52/72 catalog lines of linear integrated circuits offer higher reliability, lower cost, smaller size, and less weight than equivalent discrete component circuits.





NC --- Na internal connection. 1 Patented by Texas Instruments

TERMINAL ASSIGNMENTS





JULY 1967 REPLACES SC9421A FEBRUARY 1967

BIBLIOGRAPHY

- 1. R. K. Richards, "Electronic Digital Components and Circuits", Van Nostrand.
- 2. D.F. Hoeschele Jr., "Analog-To-Digital/Digital-To-Analog Conversion Techniques", John Wiley and Sons Inc.
- 3. Analog-Digital Conversion Handbook, Digital Equipment Corporation.
- 4. W.B. Towles, "Transistorized Analog-Digital Converter", Electronics August 1, 1958.
- 5. D.J. Kinniment, D. Aspinall, and D.B.G. Edwards, "High-Speed Analog-Digital Converter", Proc. IEE Vol.113 No.12 December 1966.
- 6. Fairchild Application Brief, June 1969.
- 7. Digital Voltmeter, Technical Information, Hewlett Packard Catalog 1969.
- 8. I. Horvat and B. Sakic, "Analog-To-Digital Converters Employing Integrated Circuits", The Brown Boveri Review, Vol. 54 No. 4, April 1967.
- 9. H.Schmidt, "Digital Voltmeters for Under \$100", Electronics, November 28, 1966.
- 10. H.B.Aasnaes and T.J. Harrison, "Triple Play Speeds a-d Conversion", Electronics, Vol. 41, No. 9, April 29, 1968.
- 11. "Cyclic Conversion Techniques" Bunker Ramo Corporation, Technical Brochure 117.
- 12. S. Fedida, "A System of Pulse Code Modulation Using Circulated Pulses", Electronics Engineering, August 1952.
- 13. Handbook of Operational Amplifier Applications, Burr-Brown Research Association.

- 14. Semiconductor and Components Data Book 1, Texas Instruments 1968.
- 15. M.Shipley Sr., "Analog Switching Circuits Using Field Effect Devices", Electronics, December 28, 1964.
- 16. J.Gulberk and T.F. Prosser, "How Modules Make Complex Design Simple", Electronics, December 28, 1964.
- 17. "Field Effect Transistors in Chopper and Analog Switching Circuits", Motorola Semiconductor Products Inc. Application Note AN-220.
- 18. L. J. Sevin Jr., "Field Effect Transistors", McGraw-Hill Book Co.
- 19. W. Gosling, "Field Effect Transfortor Applications", Heywood Book Co.