I/O CPU IN THE ANPT PROJECT

ORGANIZATION AND INTEGRATION OF THE I/O CPU IN THE ANPT PROJECT

BY MICHAEL EDWARD BRETT, B. Sc.

A PROJECT REPORT

Submitted to the School of Graduate Studies in Partial Fulfilment of the Requirements for the Degree

Master of Engineering

McMaster University
November 1976

MASTER OF ENGINEERING (1976) McMaster University (Engineering Physics) Hamilton, Ontario

TITLE: The Organization and Integration of the I/O CPU in

the ANPT Project

AUTHOR: Michael Edward Brett, B. Sc. (Brock University)

SUPERVISOR: Mr. S. J. Lipton, Litton Systems (Canada) Limited

NUMBER OF PAGES: iv, 74

ABSTRACT

The ANPT (Air Navigation Procedures Trainer) is a navigation simulator being developed by Litton Systems (Canada) Limited. The ANPT design is based on the use of two ECLIPSE S/200 minicomputers to supply the background monitoring necessary for the system. This reports deals with the implementation of the software for the processor that will control the navigation simulation hardware of the ANPT. Two major sections of the implementation are covered: the organization phase which details the modules needed to control the hardware and to communicate with the other processor, and the integration phase in which the various modules are linked together with each other and with the hardware in order to obtain a cycling system. The problems that could be encountered during system integration will be discussed along with possible solutions to these problems.

ACKNOWLEGEMENTS

The author would like to express his appreciation to Litton Systems (Canada) Limited for its participation in the Industrial Internship Program of the Department of Engineering Physics, under whose auspices this project was conducted.

This report would not have been possible without the invaluable assistance of my industrial supervisors, S. J. Lipton and R. Territo, who combined to make this M. Eng. project a very enlightening and rewarding experience. Special thanks are also due to many other people at Litton especially D. Russenberger, R. Taylor, G. Hercezg, F. Venezia, K. Tipper and last but certainly not least to Daisy Hurst.

I would be seriously amiss if I did not acknowledge the contributions of Dr. T. J. Kennett, G. Cormick, K. Chin and the Engineering Physics Department of McMaster University who all helped furnish me with the necessary background to complete this report.

TABLE OF CONTENTS

	Page
ABSTRACT	ii
ACKNOWLEGMENTS	iii
TABLE OF CONTENTS	iv
LIST OF FIGURES	. v
CHAPTER	
1 INTRODUCTION	1
2 ORGANIZATION OF THE I/O CPU	5
3 INTEGRATION OF THE I/O CPU	14
4 CONCLUSIONS	18
APPENDIX A SAMPLE MODULE DOCUMENTATION	20
APPENDIX B LITTON SYSTEMS RELEASE NOTICE	71
BIBLIOGRAPHY	73
FOOTNOTES	74

LIST OF FIGURES

Figure		Page
1	ANPT Functional Block Diagram	3
2	Structure of the I/O CPU	6
3	Student's Display	8
4	Students Instrument Dial Panel	. 11

CHAPTER 1

INTRODUCTION

In the past decade, the cost of conventional computer systems has skyrocketed and many small computer users have not been able to afford these installations. The development of comparitively low cost minicomputers has changed this situation. Minicomputer systems, such as that based on the ECLIPSE Central Processing Unit of Data General have the computing power of an IBM System 370 without its million dollar price tag. These systems do not require either the special environment or continual maintenance of their larger cousins and are much more adaptable in their hardware configuration.

As the cost of these small processing units continues to drop and their sophistication increases, uses for computers are now being found in areas where the capital outlay for computer hardware was formerly prohibitive. Minicomputers and microprocessors have found their way into assembly lines and even down to the hobbiest level.

Industry has been quick to recognize the potential of minicomputers in simulation systems where their inherent versatility and small size make then the ideal choice for providing a real time monitoring system.

The ANPT (Air Navigation Procedures Trainers), a training systems for student navigators that will be used by the Canadian Armed Forces, is an example of one such simulator based on a minicomputer system. This report is concerned with the organization and integration phases of the software modules which will control the navigation hardware of the ANPT. It attempts to give an insight into the level of sophistication of this system as well as some idea of the steps involved in obtaining a fully generated system.

The purpose of the ANPT is to provide ground training of student navigators in modern navigation principles and procedures to complement airborne training, at various difficulty levels ranging from ab initio (basic) training to refresher training.

This trainer will be installed in a building at Canadian Forces Air Navigation School (CFANS) at Canadian Forces Base (CFB) Winnipeg, in space provided as Government Fúrnished Facilities by the Department of National Defense (DND). The system design is based on the use of a digital computer central processing subsystem to provide dynamic simulation models with input/output devices, interfaces displays and control panels for effective student/instructor interaction in carrying out the simulated exercises. 1

Litton Systems (Canada) Limited, with its broad experience and expertise in airborne navigation and simulation systems, has been contracted by the Department of National Defense to implement the ANPT.

The computer subsystem consists of two Data General (DG) ECLIPSE Central Processing Units (CPU) connected by a DG Multiprocessor Communication Adapter (MCA). The MCA will be used as an interprocessor link for data transfer and processor-processor synchronization.

One CPU will be designated as the "Model CPU". This processor will run various aircraft, environment and navigation models that will simulate actual flight conditions. The aircraft model will provide the appropriate flight and aircraft parameters for a selected aircraft type including the speed and altitude range, and the turn and fuel consumption parameters. Included with these features will be the provision for simulated aircraft failures. The environmental models will be comprised of meteorological, celestial navigation and magnetic variation simulation modules. The navigation module will simulate a ground reference navigation facility including; ADF, VOR, TACAN, OMEGA and LORAN A and C, all with the appropriate visual/aural reception and malfunctions. The bulk of the programs in this CPU will be written in Fortran IV and will be compiled using DG Fortran V.

The second CPU, designated as the "I/O CPU", will handle most I/O operations between the computer subsystem and the ANPT and DG hardware. The ANPT simulates airborne navigation exercises for up to 16 student navigators simultaneously. Each student will have a CONRAC Model SNA/17R CRT display, a student Navigation Control Panel and an Interphone Panel. Four instructor consoles allow the monitoring and modifying of the student exercises by the instructors while two master consoles oversee the overall exercise. Since this hardware is of Litton design and implementation, the software device controllers are not available in the operating system supplied by Data General and require custom software drivers and handlers. This hardware will simulate navigation aids for the students such as magnetic and gyro compasses, altimeter, airspeed indicators and well as supply other navigation information on the CRT units. Each student will have a keyboard to communicate with the processing system.

Actions of the students and instructors at their consoles will generate interrupts in the I/O CPU which will activate the appropriate handlers. These handlers will be responsible for queueing up tasks in both processor. All modules in the I/O CPU will be written in DG ECLIPSE Assemblers.

The I/O CPU will run under DG RTOS (Real Time Operating System). RTOS is an entirely core resident operating system which is tailored by the user to the particular needs of a system environement. The rational for using RTOS in this processor will be highlighted in the next chapter.




Figure 1 \
ANPT Functional Block Diagram

The Model CPU, on the other hand, will be configured using DG RDOS (Real Time Disc Operating System). RDOS combines the advantages of a disk operating system with the fast response provided by a core only real time operating system. The modular structure of the RDOS multi-task allows it to be tailored by the user at program load time to include only those real time features (task control logic) which will be needed in the exercise. This tailoring promotes efficient core utilization for each multi-task user program supported by RDOS. The address space in the Model CPU will not be sufficient to contain all the programs which are necessary for the operation of the system. The most efficient manner of handling this core limitation is to use the RDOS facility of overlaying. Program segments are swapped in and out of core by use of the disc. It is this facility that necessitated using RDOS in this processor and in turn required dedicating the disc to the Model CPU. The I/O CPU design is such that it does not require disc access and can use the more limited facilities of RTOS and benefit from its smaller system overhead.

The ANPT functional block diagram, shown in Figure 1 outlines the configuration of hardware in the system. The remainder of this report will deal with the generation of the I/O CPU, the CPU responsible for handling all the navigation hardware in Figure 1 during the game phase of an exercise.

CHAPTER 2

ORGANIZATION OF THE I/O CPU

The I/O CPU is divided into a number of inter-related tasks and subroutines supervised by RTOS. A simplified plan of the basic structure of the I/O CPU is shown in Figure 2. This plan arose out of the hardware requirements detailed in Figure 1 and the basic support structure of RTOS.

The Real Time Operating System (RTOS) for the DG family computer consists primarily of a small, general purpose multi-tasking monitor designed to control a wide variety of real time input/output devices. RTOS is entirely core-resident, highly modular and largely re-entrant, and allows for the straight forward addition of special device handlers.


User programs are relieved from the details of I/O timing, data buffering, priority handling, and task scheduling by RTOS. In addition users are provided with a parallel processing capability plus inter-task communication and synchronization facilities. Communication with the RTOS monitor takes place through a small set of RTOS system and task calls.

A task, the basic logical unit controlled by RTOS, is a logically complete, asynchronous locus of control through a program. A task demands use of system resources (including CPU control) through the control logic of RTOS. Many tasks may be assigned to operate asynchronously in a single re-entrant sequence of instructions, and each task may be assigned a unique priority and identification number.

Due to the serial nature of a computer, tasks which appear to be executing their operations in parallel are in actuality executing these operations in short, serial segments. It is necessary then for RTOS to maintain certain status information (primarily active registers) concerning all tasks which are not currently in control of the Central Processing Unit (CPU). This information is retained in an information structure called the Task Control Block (TCB).

The I/O CPU exists in a multi-tasking environment where CPU control is allocated by the RTOS Task Scheduler to the highest priority task that is ready to perform or continue performing its function in real time. Rescheduling of CPU control occurs after hardware interrupt or calls to RTOS. The rescheduling facility of RTOS is vital to the ANPT, since certain tasks in the I/O CPU are raised to the ready state (ready to execute, but not having CPU control) by the Real Time Clock (RTC) and these tasks must gain control over lower priority (less important in time consideration) tasks that might be running at the time.

The CONRAC displays, which are controlled by the Aydin Display Generator will be the first piece of the instrument suite available for system use. The Aydin Display Handler has the task



STRUCTURE OF THE I/O CPU

FIGURE 2

of controlling the 23 CRT units in the system (16 student, 4 instructor, 2 master screens and 1 set-up terminal). The display handler supplies a software driver for communication to the screens and attaches an interrupt routine for the Aydins to the priority interrupt structure of RTOS. As in the case of all non-DG hardware, the Aydins will be identified as a user device at run-time rather than at system generation, in order to avoid the problems of linking into the RTIOS (Real Time Input/Output System) of Data General which allows a device to use the writing and reading routines of RTOS. Due to the special nature of the ANPT hardware, these I/O routines would involve considerably more system overhead than the use of custom data transfer routines.

A typical student display is shown in Figure 3. It consists of two sections; the permanent screen format and the values generated during the exercise. The permanent screen format is stored in core and is accessed during the exercise set-up, in the case of a powerfail or when a student selects a new instrument. The non-permanent image is maintained in the Screen Image Data Base (SIDB). This data reflects pertinent information such as the student's mission time, airspeed, altitude and values from the simulated navigation instruments such as LORAN or LATLONG. The data base is updated by messages from the Model CPU by the interprocessor link or from tasks within the I/O CPU.

In the ECLIPSE line of computers, when power is turned off and then on again, core memory is unaltered. However, when power is restored, the state of the accumulators, program counter and device flags are indeterminate. The power fail option, supplied as a standard component of the CPU, provides a "fail soft" capability in the event of power loss.

In the event of power failure, there is a delay of one to two milliseconds before the processor shuts down. Power levels are contantly monitored and in event of a power drop, the delay before power shutdown is used to store all volatile information in a safe area. A prolonged power failure will also destroy all the screen images as well as cause a disc shut-down. When power is restored, the powerfail routine brings about an orderly resumption of the exercise. The student, instructor and master screens must be restored from the Screen Image Data Base and the permanent format. All nav-aid devices such as the altimeter, compasses and keyboard lights are also volatile and will have to be restored from their Device Dedicated Locations (DIDL) after a prolonged power failure.

These Device Dedicated Locations (DIDL) are used by the nav-aid hardware to periodically update the instruments. To make a change in an instrument, its DIDL location in the I/O CPU must be altered by the appropriate handlers. At fixed intervals (normally 1 second), a data channel assess will be requested and the data from the DIDL locations will steered by a hardware controller to the appropriate devices.

The I/O CPU is an unmapped unit which limits its maximum memory size to 32K words of

W/V COMPUTER ON WD 320 WS 050	CORAN
TIME 130 TAS KTS 110.45 KTS 120 KTS	2.1N 085 29.5W HOLD ONY ON A POS WPT OFFSET = 009W BATE=#32.5 WPT OFFSET = 009W ONY OFFSET = 009W ON ONY ONY ONY OFFSET = 009W ON
HDG SPD (1) 0150 10:57:06 AIR SPD (1) 0150 16:57:06 ALT PRIME COMPASS 2 16:57:00 TAKE OFF -NO-	ONPER MODE LAND ONEGA SEL NEMORY ON 45 32. ONEGA OFF T 135 COMPASS SEL 1

Figure 3 Student's Display

core. In a multi-tasking environment, there is a requirement for a task to be able to allocate buffer area for its exclusive use while that task is running. The limited core availability excludes the possibility of allocating a static buffer for each possible task; therefore a means is needed for allocating dynamic memory. The Dynamic Memory Handler enables tasks to acquire and release blocks of contiguous by maintaining a map of the dynamic memory core area and allocating tasks memory in contiguous blocks. Memory requests, that are not immediately fillable because of insufficient contiguous blocks available, cause the requesting tasks to be suspended until such a time as sufficient dynamic memory becomes available. The filling of these queued request is done on a priority basis.

One of the major users of dynamic memory is the module that controls the Multiprocessor Communications Adapter (MCA); the hardware that is responsible for communications between the two CPUs. The MCA driver is responsible for initializing the MCA receiver to accept messages from the other processor and the MCA transmitter to send a message to the other CPU. The driver handles 3 types of messages; a message which will go on the screen of associated display devices, a message which will go to the associated analogue device, a message for the driver itself. Upon reception of the message, the MCA dispatcher will analyze the message. If it is either a screen or analogue message, the Dispatcher will attach a task to service it. If the message is for the driver, the Dispatcher awaits the reception of a message which is of specified length and destined for a specified address. This allows the transmitting CPU to load data into the Device Interface Dedicated Locations (DIDL) directly. The Dispatcher is also responsible for preparing messages from a task to be sent to the MCA driver. If a message is greater than the reception area in the other CPU, the Dispatcher will send a pre-message which will inform the other CPU to obtain sufficient core area to receive the large message. The MCA modules uses dynamic memory to receive messages and it informs the task receiving the message of its responsiblity of releasing the dynamic memory.

Once a message is received and it is not a pre-message or a dedicated message, the Command Line Interpreter (CLI) must decode the header of the message and determine the message disposition. It must activate the appropriate tasks within the I/O CPU. These tasks could include the keyboard or the compass handlers or be responsible for changes in the Screen Image Data Base. The number of tasks that are activated for the CLI depends on core availability for TCBs. Incoming messages are queued in order for handling so that messages retain chronological sequence when they are passed to the destination tasks.

The compass handlers are responsible for the I/O support of the simulated Radio Magnetic Indicators (RMI), Airspeed Indicators and Pressure Altimeters. Each student will have two RMI systems displaying compass and bearing indication for VOR, ADF and TACAN (ground based radio navigation system networks) and two C-12 compass controllers to handle the RMI systems.

The C-12 compass operates in either directional gyro (DG) or magnetically slaved (MAG) mode, selectable by the student from the student instrument panels (shown in Figure 4). When one of the compass input devices signals an interrupt, the compass handler is responsible for putting the input into the proper DIDL location. The hardware interface supplies along with the actual compass information, the DIDL location for which the information is destined. The input handler is also responsible for sending the information to the Model CPU via the MCA Transmitter Dispatcher and putting the revelant information in a common area for use by the Compass Output Handler.

The Compass Output Handler accepts data from the Compass Input Handler and the Model CLI and displays the result on the compass output devices in a realistic manner. When new information is to be displayed on any of the Nav Instruments, the output handler supplies updates to the DIDL location (location accessed by hardware to update a certain device) at an appropriate rate of change. The output handler is also responsible for the synchronization fo the C-12 compass in MAG mode and resetting the reference in DG mode.

The keyboard input handler accepts input from the student, instructor and master console keyboards. The hardware gives the octal identifier of the keyboard and it is the responsibility of the handler to use this information to move the inputted character to the proper fixed address in memory. The keyboard output handler receives data from the CLI indicating which keyboard lights are to lit and/or unlit on the different keyboards and performs the appropriate action.

The student, instructor and master keyboard handlers accept data from the keyboard input handlers and updates the appropriate CRT and SIDB locations. As an input field is completed, the keyboards handlers will pass the information entered to the appropriate simulation modules via the MCA and into reserve locations in the I/O CPU. When a student wishes to change information in a certian field on the screen, the keyboard handler will reverse the intensity of the field until the student has completed the change and pressed the appropriate terminating key.

Some messages from the keyboard handler to the Model CPU must be sent on student mission time. Student mission time is governed by one of three clock rates: one hour exercise time in 48 minutes real time, one hour exercise time in one hour real time, one hour exercise time in 72 minutes real time. Student mission clocks can also be frozen from the instructor console. Since exercise time can vary from student to student, special handling is required to send messages on student time. Changes in aircraft parameter, for example, are entered by the student along with a time to implement the change. The module QUETE is responsible for sending these queued messages and also for deleting messages for an instrument when a handler queues a revised message for that same insturment.

The interphone hardware, besides providing a means of student instructor communication during the exercise, is used for reception of simulated radio signals from ground based navi-




Figure 4 Students Instrument Dial Panel

gation stations. The Student Interphone panel provides for the selection of the audio tones for ADF, VOR and TACAN. When the model processor requests an interphone transmission, the I/O CPU interphone handler transmits ASCII characters to a tone generator which produces the Morse Code equivalent. in the interphone.

When the pre-game phase of an exercise is completed (the defining of the exercise scenario by the instructors using the facilities of the Model CPU), the runtime I/O CPU system requires extensive initialization before the exercise can actually begin.

All the peripherals in the system except the disc are connected to an I/O Bus Unit that is separate from either of the two processor. This unit is switchable to either CPU by program control. During pre-game the unit is controlled by the Model CPU to allow access to the line printer and certain other perpherials. At the end of pre-game, the unit is returned to a neutral position. The first act of the initialization routine in the I/O CPU is to gain control of the I/O Bus. Next the I/O CPU awaits a message from the Model processor that contains the flight instrument suite for the current exercise. This information is used to reserve sufficient core for the Screen Image Data Base (SIDB) and set up certain pointers to the student device area within it. The size of the SIDB is dependent on the number of instruments that the students are allowed to use in an exercise and thus is not known a priori. Since the remaining unused core in the I/O CPU, after the SIDB is allocated, is used as dynamic memory, the pointers for the Dynamic Memory Handler are not initialized until the set-up of SIDB is completed. The initialization module itself resides in an area of core that is destined to become dynamic memory during the game.

The initialization module is also responsible for queuing up all those tasks that run throughout the exercise. These include the Quete routine, 2 MCA routines, the master, instructor and student keyboard handlers and the compass input and output handlers.

All devices that are controlled by the I/O CPU during the game must be linked into the RTOS structure as user devices. This initializing process requires identifying to the system a Device Control Table (DCT) for each device. The DCT will be used by RTOS to service an interrupt from that particular device.

Due to the complexity and inter-relation of different modules within the ANPT, extensive documentation is required for even the smallest module. A system module, within the ANPT structure requires the production and approval of 5 separate documents; a Design File Memo (DFM), a Computer Program Specification Document (CPPS), a Program Implementation Document (PID), the code itself, and a Software Test Document (STD).

The DFM is a general outline of the requirements for a proposed software module. Its primary function is to solicit comments and criticisms on the planned program from the ANPT staff before any further development is carried out.

The CPPS establishes the specification fo the computer program. It outlines the functional analysis of a computer program along with its interfacing requirements, design constraints and application documents.

The PID is a detailed step-by-step implementation plan for a computer program. It includes a functional description of all sections of a computer program along with required storage allocation and program interrupts. The most vital parts of a PID are the computer program functional flow diagram (flowchart) and the logic of subroutine reference. The subroutine reference section outlines the initialization requirements, calling sequence and any other information pertinent to the integration of the program into the run-time system.

The code itself must be relocatable and constructed to be free of global conflicts with the system as a whole. Further, the code should be located in NREL memory (memory in locations greater than 400) and the use of the scarce ZREL memory (memory in locations less than 400, which is directly addressable from anywhere in core by single word instructions) is restricted to very special circumstances.

The STD must show that the program executes in the manner specified in the CPPS and PID and meets the requirements of the DFM. While not an exhaustive stand-along test, the STD must show that the module code is of a level of readiness to be integrated into the system.

Appendix A traces one module, DMEM (Dynamic Memory Allocation) in the transition from a DFM to a completed and approved module, ready for system integration. The documentation presented in the Appendix is representative of all the modules in the I/O CPU.

Stand-alone testing cannot show the effects of interaction between the various modules in the I/O CPU, this linkage testing must be left to the integration phase. The integration of the system modules must proceed in an orderly manner to minimize complications in debugging the module linkages. This integration plan of action comprises the contents of the next chapter.

CHAPTER 3

INTEGRATION OF THE I/O CPU

The integration phase of the ANPT project is divided into 3 phases. Part 1 is a step-by-step integration of the software modules of the Model Computer. Part 2 is the integration of the software and available hardware of the I/O CPU. These two phases of integration are carried out simultaneously and independently. Part 3 is the integration of the Model and I/O processors with the total ANPT equipment suite. Start date of the integration of the ANPT project is 1 September 1976 and target for total completion is 15 February 1977 (total completion is defined as a system that will cycle with reasonable errors).

The I/O CPU integration involves establishing interfaces with each of the I/O devices on an individual basis. It is anticipated that the total completion of this part will not be accomplished until after the entire equipment suite is available for testing. The end product of this phase of the integration is a level of operational readiness that will allow a smooth transition into phase 3 integration on 1 December 1976.

In any system as complex as the ANPT project, the linking of all system modules into a workable unit represents a formidable task. In the case of the I/O CPU, integration must begin before all the nav-aid instruments are available. Without this hardware, testing of the overall system operation is seriously curtailed. The effect of the sixteen compass systems and all the instructor, student and master consoles on the I/O processor cannot be fully assessed until after all the hardware is made available.

Two pieces of hardware are available for the beginning of integration. The MCA link was delivered with the ECLIPSE processors and one CONRAC CRT with the accompaning AYDIN display generator was installed in mid August 1976. The testing of the associated drivers and handlers was completed for these devices before phase 2 integration was begun.

Some hardware integration can be accomplished before the actual hardware is delivered. The keyboard of an available ADDS CONSUL can be employed as a substitute for the student instructor keyboards. The keyboard handlers are then a logical focal point for the beginning of the integration process. The student keyboard handlers link into the Screen Image Data Base controller which in turn initiates a screen update by calling the AYDIN Display Handler. The keyboard handler is also responsible for sending the inputted message to the Model CPU via the MCA. This message is built in memory obtained from the Dynamic Memory Handler and then passed to the MCA Handler for transmission. During the integration of the keyboard handler, QUETE will be added to

the system and its linkages into DMEM and MCA will be tested. With the three keyboard handlers functional, a major portion of the system linkage will be accomplished. However the other phase of the integration process can not be completed until all 22 keyboards are in the system and active. Until then, the system degradation that will result when all the students key in at once, will remain a matter for speculation.

Concurrent with the keyboard integration will be the linking of the initialization module into the system. Once properly functioning, this routine will bring the system to an operating level by initializing the SIDB and the dynamic memory parameters and queuing up all permanent tasks and in so doing will provide the necessary initialization to allow the testing and integration of the other modules in the system.

A method of simulating the message capabilities of the MODEL CPU must be constructed in order to accomplish integration of the CLI into the I/O system. The linkage of the CLI in the various routines such as the keyboard and Compass Handlers is of the upmost importance to the overall system operation. Since the MCA receives messages in dynamic memory, it is vital that the CLI messages be decoded and acted upon as soon as possible in order to avoid locking out dynamic memory. It must be determined during the link-up if the CLI is capable of handling a large influx of messages in a short time without seriously overtaxing the system and whether the number of TCB (Task Control Buffers) attached for its use by initialization is sufficient to efficiently handle all messages.

One of the most difficult chores in integration involves the implementation of the Compass Output Handlers. This module is responsible for taking data from the CLI and simulating a realistic motion of the compasses. When the actual integration of the compass handlers with the hardware begins, the compass motion will be carefully studied to determine the most realistic motion with the least CPU intervention. The updating of the 32 compasses in the ANPT equipment suite could place a serious strain on the system especially if the hardware response is appreciably more rapid than the real instrument and thus will require that the CPU continually move it in small steps. The Writeable Control Store option of the ECLIPSE line may be used to relieve some of the burden of these updates.

The Writeable Control Store (WCS) is an extension of the microprogrammed control logic of the computer's central processing unit. WCS gives users access to the microprogrammed logic of the CPU and thus allows them to implement specialized instructions. WCS consists of 256 56 bit words of high speed random-access semi-conductor memory (RAM) in the CPU's control store. Information placed in the RAM defines the execution of sixteen two accumulator instructions. Under microprogrammed control, instructions are defined that cause particular control signals to be generated in the system. These signals could be used to control much of the compass

handling since the WCS instructions would be designed specifically for the update task, instead of being the more conventional and generalized ECLIPSE instructions which must be first fetched from the comparatively slow core memory and then gated through much more control logic before the actual instruction is executed. If, even with WCS incorporated into the Compass Handlers, the updating overhead becomes impractical, damping of the actual hardware may become necessary.

Probably the most important consideration in a system that is partially driven by hardware interrupts is the very real problem of system lock-up and lock-out. With rescheduling of tasks occuring on every interrupt, low priority tasks may not get system control for any reasonable length of time over extended periods. In the case of the low priority compass handlers, this may result in a rather stilted motion of the compasses, thus violating a contractual committment to move them realistically. If a noticable lock-out occurs for any module, the priority structure of the I/O CPU must be carefully reviewed. Another possible effect of an improperly organized priority structure is the lock-up of data basis or system resources by the suspension of a low priority task. Dynamic memory could become badly fragmented by low priority tasks being suspended for long periods of time and not releasing dynamic memory back to the pool. If the MCA handler is not able to obtain sufficient memory to receive a message, the MCA transmitter on the Model CPU will be locked, attempting to send the message over and over again. Dynamic memory in the Model CPU may also become scarce as more and more messages become queued for transmission. To remedy these sort of problems, tasks which originally earmarked as having a high priority may be reduced in priority so that a less important task may be run and release the resources it has captured. The final cycling system will be a carefully tuned balance between the overall task priority setup and the need for the quick release of system resources.

Even with all possible optimizing of the priority structure, there may still be insufficient core for the I/O CPU to function properly. Dynamic memory could become either totally allocated or so badly fragmented that large requests could not be fulfilled. High priority task would be delayed waiting to acquire memory and low priority task would become totally locked out in their attempts to obtain their required core. Some memory could be obtained by storing certain items such as the permanent instrument screen masks on the disc, but this would require calls to the Model CPU for a disc access when a student changes an instrument or in the case of powerfail. The only solution if the memory problem becomes extremely critical would be to extend the memory capabilities of the ECLIPSE by employing a memory mapping unit which would increase the systems capacity up to a maximum of 128K. As mapped RTOS does not currently exist, a need for more core would necessitate writing an extension of the RTOS operating system to handle the mapping unit. Since the mapping unit checks each address before it accesses it to see if it is in range of the calling partition, the cycle time of the system will be slowed. The capital outlay and

the time spent in implementing the mapping unit make it a last resort in obtaining a cycling system.

If memory space does become limited, the Symbolic Debugger will not be loaded into the system during integration. The Symbolic Debugger interfaces with user routines, allowing the user to monitor and correct his program during execution. The Symbolic Debugger provides up to eight active breakpoints within a user routine. Accumulators, carry and memory can be examined and modified during execution using simple debugger commands issured from the console. The loss of the Symbolic Debugger, due to core limitations during integration will slow the testing of the various module linkages considerably.

Another important factor to be in considered in the integration of the I/O CPU involves the Model CPU. Certain modules in the Model Processor have to be written in DG Assembler. These modules include an MCA Handler, a Dynamic Memory Request Handler and TIMERT, a routine to update student and instrument clocks. The integration of these three routines into the Model CPU will require the efforts of the programmers of the I/O CPU and any difficulties in this process will slow down the integration of the I/O Processor. Special care must be taken that the Assembler routines properly link in with the Fortran structure of the Model CPU.

The integration picture in the I/O CPU is really not as grim as presented so far. None of the difficulties mentioned here has been encountered to date (8 November 1976). This static core requirements for all modules and data basis appears to be less then 75% of the total capacity of the system and no major inter-program incompatibilities have been encountered so far. The response of the I/O CPU have been well within acceptable limits as none of the modules has even remotely taxed the system capabilities. The major obstacle in integration is the omni-present lack of nav-aid and keyboard hardware and this looms as the major deterrent in the path of completion of phase 2 integration by 1 December 1976. This problem has been further compounded when the delivery data of a complete student cubicle, originally scheduled for 1 October 1976, was post-poned to mid November 1976.

CHAPTER 4

CONCLUSIONS

The ANPT concept presented here is that of a real-time operating system providing a training environment for student navigators. It demands a computer that is flexible in design and can operate at a rate sufficient to handle 16 students simultaneously without any system degradation noticeable to the student. The ECLIPSE is the logical choice for the computer system. Based on DG published benchmarks and instruction execution times, the ECLIPSE is faster then most general purpose computers currently available. A direct memory channel is incorporated for increasing the throughput of I/O operations. Memory interleaving also substantially reduces effective cycle time. In the system provided for the ECLIPSE, consecutive memory locations can be loaded on separate memory modules. This allows the CPU to access the next instruction while executing the current one.

The structure of the I/O CPU can now be seen as the logical outgrowth of the hardware devices of the ANPT equipment suite and the Date General Real Time Operating System (RTOS). Heavy reliance is placed on RTOS both in its facilities for handling multi-tasking through priority rescheduling and sync words, and in the area of response to hardware interrupts. The handling of the NAV-AID hardware of the ANPT presents some rather special problems because of the unique nature of the compasses and keyboards. Considerable effort has been spent to protect data bases and system resources from the effects of task rescheduling.

The integration phase represents the most formidable task in the generation of the I/O CPU system. Task scheduling and priority, properly sequencing events, debugging module linkage and incompatibilities all present problems that must be conquered during integration. All sources of system degradation from software sources must be tracked down and corrected by whatever means are possible. Interfacing with the hardware and analyzing the effects of hardware induced system degradations will be especially difficult without a full suite of student and instructor cubicles. Only with this hardware can the full system load of 16 student and 4 instructors be applied to the I/O CPU with the resulting strain on the processor resources.

In overview, the ANPT represents yet another of the growing number of applications of minicomputers to the field of training simulator. These systems are highly complex units, requiring state of the art technology and the efforts of many highly skilled professionals during development. Once functional however, these system can be operated by personnel with only rudimentary knowledge of the actual internal operations of the system. With the increasing trend of industry to the micro-processor and minicomputer philosophy, systems such as the ANPT will become more

and more commonplace in the years to come.

As a final thought, it should be emphasized that even with all the sophistication and the almost frightening speed of present computers, it is not likely that the use of computers will replace human teaching. Computer - assisted instruction will vastly alter the teacher's function as it will force a renewed emphasis on the creative motivating aspects which are even today the essence of good teaching. Progress in computer-assisted instruction will be primarily a function of the instructional computer programs themselves. The trend will be to programs which will be highly responsive to the student's progress. The human element will continue to be a vital part of any educational process to provide the understanding an inflexible machine cannot.

APPENDIX A

SAMPLE MODULE DOCUMENTATION

INTER-OFFICE CORRESPONDENCE

o:

ANPT Design File

ROM:

R. Territo

DESIGN FILE MEMO NO. 1015

ATE:

14 MAY, 1976

:UBJECT:

DYNAMIC MEMORY ALLOCATION

In a multi-tasking environment there is a requirement for a task to be able to allocate buffer area for it sexclusive use while the task is running. Limited core availability excludes the possibility of allocating a static buffer of maximum length for every possible task; therefore a method of dividing available memory amongst active tasks is required.

A solution is outlined here:

The initialization module determines the amount of unused memory available after allocating the screen image data base and builds a list of contiguous words in which each bit represents one page of memory (256 words). Each word in this list then defines 4096 words of memory. The total list will be at maximum 4 or 5 words long. Each request for dynamic memory (GETMAIN) will scan the list for the minimum amount of available space to satisfy the request. The requesting task is then passed the start address of its area. When the task no longer needs the buffer or part of the buffer it passes back the start address and number of pages to be returned to the pool (FREEMAIN). Some precautions must be taken to ensure that the GETMAIN and FREEMAIN are not interrupted while operating on the "bit map". The GETMAIN must be smart enough not to allocate a single page from the middle of a large area of available memory thus fragmenting it. Also, the condition of "lock-out" must be recognized and procedures defined to avoid it.

R. Territo

NUMBER

28711

REV

PAGE 22

IDENT 09691 DOCUMENT TYPE

SOFTWARE DOCUMENT

TITLE

COMPUTER PROGRAM PERFORMANCE SPECIFICATION DYNAMIC MEMORY ALLOCATION (DMEM)

			REVISIONS	
REV	ECO	CHANGE DATE	CHANGE DESCRIPTION	APPROVAL
÷				
• • •				
*				
		LSL R	ELEASE: DRN DATE	
<u> </u>			APPROVALS M	
PREP	ared lickal, E. B	nett		IG PLEER
SOFTW	WARE ENGINEE	R		PROVAL

RKrarifo 1 Je

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO LITTON SYSTEMS (CANADA) LIMITED. ANY REPRODUCTION, DISCLOSURE OR USE OF THIS DOCUMENT IS EXPRESSLY PROHIBITED EXCEPT AS LITTON SYSTEMS (CANADA) LIMITED MAY OTHERWISE AGREE IN WRITING.

LITTON SYSTEMS (CANADA) LIMITED
25 Çityview Drive, Rexdale, Ontario, Canada M9W 5A7

NUMBER

REV

PAGE 23

2.8711

CODE 09691 DOCU

DOCUMENT TYPE

SOFTWARE DOCUMENT

1. SCOPE

1.1 Identification

This specification establishes the performance, development and verification requirements for the DYNAMIC MEMORY ALLOCATION computer program referred to as DMEM. The DMEM is a part of the 'ANPT Software Package' for use in the Air Navigation Procedures Trainer.

1.2 Functional Summary

This computer program will enable tasks to acquire and free blocks of dynamic contiguous memory in order to use available core more effectively.

1.3 Assumptions and Constraints

T.B.D.

LITTON SYSTEMS (CANADA) LIMITED 25 Cityview Drive, Rexdale, Ontario, Canada M9W 5A7

NUMBER

REV

PAGE

24

28711

SOFTWARE DOCUMENT

IDENT 09691 CODE

DOCUMENT TYPE

> APPLICABLE DOCUMENTS 2.

Government Documents 2.1

None

L.S.L. Documents 2.2

T.B.D.

NUMBER 28711 REV

PAGE 25

DOCUMENT

TYPE

09691

IDENT

SOFTWARE DOCUMENT

3. REQUIREMENTS

3.1. Computer Program Definition

In a multi-tasking environment, there is a requirement for a task to be able to allocate buffer area for its exclusive use while the task is running. Limited core availability excludes the possibility of allocating a static buffer for each possible task; therefore this program provides a means for allocating and releasing dynamic memory.

- 3.2 Interface Descriptions
- 3.2.1 Equipment Interface Requirements

None

3.2.2 Interfacing Computer Program Requirements

The initialization module must determine the amount of unused memory available after allocating the screen image data base. The module must build a list of contiguous words, called the bit map, in which each bit represents one block of memory (32 words). The initialization module then defines the location of the first word of the bit map, the number of available blocks of contiguous dynamic memory and the starting address of the dynamic memory as global symbols for the external use of GETMAIN (Get Memory) and FREEMAIN (Free Memory).

GETMAIN and FREEMAIN require a sync word to be set to a non-zero value by the initialization routine. The sync word will be used by the .XMT and .REC commands in the subprogram to give a task sole

28711

REV

PAG

CODE 09691

DOCUMENT TYPE

SOFTWARE DOCUMENT

NUMBER

control of that subprogram in order to maintain the integrity of the bit mask.

WGETMAIN (Wait Until Enough Memory for GETMAIN) requires that its sync word be set to zero by the initializat on routine. This sync word will be used to queue up tasks for GETMAIN calls.

Each subprogram (GETMAIN and FREEMAIN and WGETMAIN) will be a complete logical unit, labelled and commented. The label associated with each subprogram shall be declared as an entry point for external use.

3.2.3

Timing and Sequencing Requirements

None

3.3 Detailed Functional Analysis

Dynamic memory is divided into 32 word blocks. Each block is represented by one bit in the bit map and the condition of the bit determines whether the block is allocated or free (1 = allocated, \emptyset = free.)

When GETMAIN is called, the number of blocks needed by the task are passed in ACØ. GETMAIN scans the memory bit map for sufficient contiguous memory to satisfy the request. If the search is successful, the bit map is updated and control is returned to the calling task with the starting address of the allocated blocks in AC2. If insufficient contiguous memory is available, control is returned to the calling task with an illegal address in AC2 (177777). When FREEMAIN is called, the number of blocks to be freed is passed in AC1 and the starting address of the core to be freed is passed in ACØ. FREEMAIN then resets the appropriate bits in the memory masks and returns control to the calling task. No error messages are returned to the calling task.

ANY RESTRICTIVE AND/OR OTHER PROTECTIVE NOTICES, IF ANY, ON THE SHEET FOR WHICH THIS SHEET SERVES AS A CONTINUATION ARE HEREBY INCOPPORATED HERE ON.

NUMBER 28711

REV

PAGE 27

IDENT 09691

DOCUMENT TYPE

SOFTWARE DOCUMENT

In order to maintain the integrity of the bit mask during execution of GETMAIN or FREEMAIN, the bit map is protected by .REC and .XMT task calls.

When WGETMAIN is called, the number of blocks needed by the task are passed in ACØ. WGETMAIN then calls GETMAIN. If, on the return from GETMAIN, AC2 contains a valid address control is returned to the calling task. If, however, on return from GETMAIN, an invalid address is contained in AC2 (insufficient contiguous memory available to satisfy request) this task will be suspended until such a time as some dynamic memory is released. These suspended tasks will be activated on a priority basis. Once a task is re-activated it again follows the WGETMAIN flow, therefore control is only returned to the calling task when its memory request has been filled.

> Adaptation Data 3.4

> > N/A

Design Constraints 3.5

(a) Since this program will use ECLIPSE unique instructions it will be necessary to assemble the module using the MACRO assembler.

The module will be supplied on magnetic (b) tape cartridge and a copy on punched paper tape.

(c) The module uses the facilities of the RDOS/ RTOS operating system and therefore cannot run stand-alone.

Lit	LITTON SY	YSTEMS (CAN ive, Rexdale, Ontario	ADA) LIMITED D. Canada M9W 5A7 28707	REV PAGE
CODE IDENT	00604	DOCUMENT TYPE	SOFTWARE DOCUME	NT
TITL	.E ANPT	PROGRAM IMP	LEMENTATION DOCUMENT LLOCATION (DMEM)	
			REVISIONS	
REV	ECO	CHANGE DATE	CHANGE DESCRIPTION	APPROVAL
		LSL RE	ELEASE: DRN DATE	
-			APPROVALS /	
PREPA	111.12	ett	SYSTEMS ENGINEER R.J. Taylor S.J. Piptor	GVIEFO
	VARE ENGINEER	rrto	S. J. Dipton	PROVAL
			THIS DOCUMENT CONTAINS PROPRIETARY TO LITTON S' LIMITED. ANY REPRODUCT OR USE OF THIS DOCUMENT PROHIBITED EXCEPT AS LI' (CANADA) LIMITED MAY OT IN WRITING.	YSTEMS (CANADA) ION, DISCLOSURE IS EXPRESSLY ITON SYSTEMS

NUMBER

REV

PAGE 29

28707

SOFTWARE DOCUMENT

CODE 09691

DOCUMENT TYPE

1. SCOPE

1.1 Identification

This specification establishes the description and logic of the DYNAMIC MEMORY ALLOCATION computer program referred to as DMEM. The DMEM is part of the 'ANPT Software Package' for use in the Air Navigation Procedures Trainer.

1.2 Functional Summary

This computer program will enable tasks to acquire and free 32 word blocks of dynamic contiguous memory in order to use available core more effectively. The program maintains a memory bit map of dynamic core.

The bit map is updated when a request is filled. When tasks free dynamic memory, the appropriate bits in the map are reset.

LITTON SYSTEMS (CANADA) LIMITED 25 Cityview Drive, Rexdale, Ontario, Canada M9W 5A7

NUMBER

REV

PAGE 30

28707

09691

DOCUMENT TYPE

SOFTWARE DOCUMENT

APPLICATION DOCUMENTS 2.

Government Documents 2.1

None

L.S.L. Documents 2.2

> Specification # 28711 'Dynamic Memory Allocation (DMEM)'

NUMBER 28707 REV

PAGE

SOFTWARE DOCUMENT

CODE 09691

DOCUMENT TYPE

3. REQUIREMENTS

3.1 Function Allocation Description

DMEM consists of three subroutines; GETMAIN, the memory allocation subroutine and WGETMAIN, the queued memory allocation subroutine.

3.2 Functional Description

3.2.1 Subroutine GETMAIN

The number of blocks of required memory are passed to the subroutine in ACØ. Control is passed to GETMAIN by a PSHJ GETMAIN command. GETMAIN will scan the memory map to find if sufficient contiguous memory is available to satisfy the request. If the search is successful the bit map is updated and control is returned to the calling task with the starting address of the available core in AC2. If insufficient contiguous memory is available, control is returned to the calling task with 177777 (an illegal address) in AC2.

3.2.2 Subroutine FREEMAIN

When FREEMAIN is called by a PSHJ FREEMAIN, the number of blocks to be freed is in AC1, and the starting address of the released core in ACØ. FREEMAIN then resets the appropriate bits in the memory map and returns control to the calling task. No messages are returned to the calling task.

3.2.3 Subroutine WGETMAIN

When WGETMAIN is called, the number of blocks needed by the task are passed in ACØ. WGETMAIN then calls GETMAIN. If on the return from GETMAIN, AC2 contains a valid address control is returned

LITTON SYSTEMS (CANADA) LIMITED
25 Cityview Drive, Rexdale, Ontario, Canada M9W 5A7

NUMBER 28707

REV

PAGE

CODE 09691

DOCUMENT TYPE


SOFTWARE DOCUMENT


to the calling task. If, however, on return from GETMAIN, an invalid address is contained in AC2 (insufficient contiguous memory available to satisfy request) this task will be suspended until such a time as some dynamic memory is released. These suspended tasks will be activated on a priority bases. Once a task is re-activated it agains follows the WGETMAIN flow, therefore control is only returned to the calling task when its memory request has been filled.

3.3 Storage Allocation


DMEM requires approximately 190 words of NREL core. No ZREL memory is required. Of these 190 words, GETMAIN requires 120 words, FREEMAIN requires 40 words and WGETMAIN requires 30 words. GETMAIN, FREEMAIN and WGETMAIN require 1 sync word each and GETMAIN and FREEMAIN share 3 control words. The sync and control words are defined in the initialization routine.

3.4 Computer Program Functional Flow Diagram





(b. 1



DATE

ISSUE

REV


PROGRAM

MODULE

PAGE

GETMAIN

DMEM



DATE

ISSUE

REV


PROGRAM


MODULE

PAGE


GETMAIN

DMEM





DATE	ISSUE	REV	PROGRAM	MODULE	PAGE
					•
			FREEMAIN	DMEM	6



DATE

ISSUE

REV

PROGRAM

MODULE

PAGE

WGETMAIN

DMEM

TYPE

IDENT 09691

DOCUMENT

NUMBER

28707

REV

PAGE 40

SOFTWARE DOCUMENT

3.4.1

Program Interrupts

In order to maintain the integrity of the bet mask during execution of GETMAIN and FREEMAIN, the bit map is protected by .REC and .XMT system task calls.

REC ensures that once a task has gained control of a subroutine it will have exclusive use of that subroutine until the subroutine issues s .XMT. Any other task attempting to access a subroutine that is in use will be suspended until such a time as the subroutine is available to that task (i.e., when a subroutine is freed, it is made available to tasks on a priority basis).

WGETMAIN uses a .REC and .XMT commands to queue up tasks that have unfulfilled memory requests. Control is not returned to these calling tasks until their memory requests are fulfilled. These queued tasks will exist in a suspended state and will be activated in a priority basis.

3.4.2

Logic of Subroutine Reference

3.4.2.1

Initialization

from exercise to exercise, the amount of dynamic memory available is not known a priori. After the initialization routine has determined the fixed core requirements, it must generate a memory bit map of available dynamic memory. Each bit in the map will represent a 32 word block. The initialization routine will zero all bits in the bit map (a zero in a bit indicates that the corresponding block is free) and pass the location of the first word in the bit map in DMEN1. DMEN2 will be loaded with the total number of 32 word blocks of available dynamic memory and DMEN3 will contain the location of the first word of dynamic memory. The address of

IDENT

NUMBER 28707

REV

PAGE

09691 DOCUMENT SOFTWARE DOCUMENT

the first location of dynamic memory must be such that it is divisible by 40 (octal). DMEN1, DMEN2 and DMEN3 will be defined as entry points by the initialization routine.

GETMAIN and FREEMAIN each require a sync word to be set to a non-zero value by the initialization routine which further must define the sync words (SYNØ2, SYNØ3) as entry points.

WGETMAIN requires a sync word to be set to zero by the initialization routine which further must define the sync words (SYNØ7) as an entry point.

3.4.2

Logic of Subroutine Reference

3.4.2.1

Referencing GETMAIN

INPUT:

ACO: Number of 32 word blocks required

CALL:

PSHJ GETMAIN

OUTPUT:

AC2: Starting address of allocated memory or

177777 (Insufficient contiguous memory available to satisfy request)
ACØ, AC1, AC3 and carry destroyed.

GETMAIN requires the use of one location on the stack of the calling task. The calling task must define GETMAIN as an external normal. The action of the .REC command as specified in 3.4.1 will be transparent to the calling task. No priority is associated uniquely with GETMAIN, rather it assumes the priority of the calling task.

TYPE

DOCUMENT

IDENT 09691

NUMBER

28707

REV

PAGE

SOFTWARE DOCUMENT

3.4.2.2

Referencing FREEMAIN

INPUT:

ACØ: Address of start of released memory

AC1: Number of blocks to be relased

CALL

PSHJ FREEMAIN

OUTPUT:

No messages returned ACØ, AC1, AC2, AC3 and carry destroyed.

FREEMAIN requires the use of three locations on the stack of the calling task. The calling task must define FREEMAIN as an external normal. The action of the .REC command as specified in 3.4.1 will be transparent to the calling task. No priority is associated uniquely with FREEMAIN rather it assumes the priority of the calling task.

3.4.2.3 Referencing WGETMAIN

INPUT:

ACO: Number of 32 word blocks required.

CALL:

PSHJ WGETMAIN

OUTPUT:

AC2: Staring address of allocated memory

ACØ, 1, 3 and carry destroyed.

NUMBER

4 2 2

PAGE

28707

43

REV

CODE 109691 T

DOCUMENT TYPE

SOFTWARE DOCUMENT

WGETMAIN requires the use of 3 locations on the stack of the calling task. The calling task must define WGETMAIN as an external normal. The action of the .REC command as specified in 3.4.1 will be transparent to the calling task. No priority is associated uniquely with WGETMAIN rather it assumes the priority of the calling task.

3.4.3

Special Control Features

None

4. DESIGN CONSIDERATIONS

(a) Since this module will use ECLIPSE unique instructions, it will be necessary to assemble the module using the MACRO assembler.

(b) This module uses the facilities of the RDOS/RTOS operating system and therefore cannot run stand-alone.

```
0002 DMEM
 Øi
               02
03
                04 CALLING SEQUENCE
04
05
                ^^^^CETPIAIN^^^^
96
07
                             ACO: # OF 32 WORD BLOCKS REQUESTED
กล
                            PSHJ GETMAIN
09
                     RETURN: AC2: STARTING ADDRESS OF ALLOCATED MEMORY
10
                                          OR
 11
                                 177777
                                        INSUFFICIENT MEMORY TO
12
                                        SATISFY REQUEST
13
                            ACO, 1,3 AND CARRY DESTROYED
14
15
                ^^^^FREEMAIN^^^^
16
17
                            ACO: ADDRESS OF START OF RELEASED MEMORY
18
                            AC1: # OF BLOCKS TO BE RELEASED
19
                            PSHJ FREEMAIN
                     CALL:
20
                     RETURN: NO MESSAGES RETURNED
21
                            ACO, 1,2,3 AND CARRY DESTROYED
22
23
                ^^^^ WGETMAIN
24
25
                            ACO: # OF 32 WORD BLOCKS REQUESTED
26
                            PSHJ WGETMAIN
                     CALL:
27
                     RETURN: AC2: STARTING ADDRESS OF ALLOCATED MEMORY
28
                            ACO, 1, 3 AND CARRY DESTROYED
29
30
31
              ,
32
33
                05 SUBROUTINES
34
35
                     NONE
36
37
               38
39
               06 EXTERNAL DATA
40
41
              .EXTN SYNO2
                                   ; CETMAIN SYNC WORD
42
              .EXTN SYNO3
                                    FREEMAIN SYNC WORD
43
              EXTN SYNO7
                                     WCETMAIN SYNC WORD
44
              .EXTN DMEN1
                                    LOCATION OF START OF BIT MAP
TOTAL # OF BLOCKS OF AVAIL. MEM.
45
              .EXTN DMEN2
46
              .EXTN .XMT
                                   ; .XMT TASK CALL
47
                                   : .REC TASK CALL
; START OF DYNAMIC MEMORY
              . EXTN
                   . REC
48
              .EXTN DMENS
49
              50
51
52
               07 LISTING
53
54
55
56
57
```

; NO . ZREL MEMORY USED

. NREL

```
10003 DMEM
                                                                                            46
    01
    02
                                         ; DYNAMIC MEMORY ALLOCATION
    03
                                                                            CETMAIN
    04
    05
                                .ENT GETMAIN
    06
    07
    60
                      GETMAIN:
   09 00000'111000
                               MOV 0,2
   10 00001'162070
                                                 ; SAVE ACO
                               ELEF 0,SYN02
                                                 ; ACO = ADDRESS OF GETMAIN SYC WORD
   11
             077777
   12 00003'077777
                               . REC
   13
                                                 ; SUSPEND TASK IF SYNC WORD 0
   14 00004 126070
                                                   SYNC WORD = 0 IF GETMAIN IN USE
DMEN2= # OF BITS IN BIT MASK
                               ELDA 1, DMEN2
   15
             077777
   16 09096'044503
                              STA 1, TEMP1
   17 00007'050503
                                                   TEMP1 USED FOR SEARCH TERMINATION
   18 00010 152400
                              STA 2, TEMP2
                                                 ; TEMP2 IS # OF BLOCKS REQUESTED
                              SUB 2,2
   19 00011'050503
                              STA 2, LOOP
   20 00012'024504
                                                ; LOOP IS USED FOR BIT COUNTING
                              LDA 1,.4
                                                   AC1=4, USED TO INITIAL. BIT POINTER
  21 00013'136070
                              ELDA 3, DMEN1
                                                ; DMEN1 = FIRST WORD OF BIT MAP
  22
             077777
  23 00015 131310
                              DLSH 1,2
  24
                                                  SHIFT AC2, 3 4 LEFT
                                                  AC2,3 NOW CONTAINS BIT POINTER TO
START OF MEMORY MASK
  25
  26 00016'000407
                              JMP IN
  27 00017'014472 AGAIN:
                                                  START SEARCH
                             DSZ TEMP1
     00020'000402
  28
                                                  END OF BIT MAP ?
                              JMP .+2
                                                  NO, CONTINUE SEARCH
YES, RETURN INVALID ADDRESS TO CALL
SINCE INSUFFICIENT CONTIGUOUS MEM. AVAILABLE
  29 00021'000457
                              JMP FINISH
  30
  31 00022 010472
                              ISZ LCOP
  32 00023 175422
                             INCZ 3,3,SZC
 33 00924'151400
34 00025'156210 IN:
                                                  INCREMENT LOW ORDER WORD
                             INC 2,2
                                                 OVERFLOW FROM AC3, AC2=AC2+1
                             SZB 2,3
 35 00026'000771
                                                 SKIP IF POINTED BIT = 0
CONTINUE SEARCH FOR LEADING ZERO
                             JMP AGAIN
 36 00027'024463
                             LDA 1, TEMP2
 37 00030'044463
                                                 TEMP2 = # OF BLOCKS REQUESTED
                             STA 1, TEMP3
 38 00031'024463
                                                 TEMP3=COUNTER FOR FREE BLOCKS
                             LDA 1,LOOP
                                                 START OF CURRENT FREE AREA
 39 00032'044463
                             STA 1,LOC
 40 00033'014460
                                               ; KEEP IT
                             DSZ TEMP3
JMP MORE
 41 00034'000403
                                                 HAS ONLY 1 BLOCK BEEN REQUESTED
 42 00035'156010
                                                 NO MULTIPLE BLOCKS, CONTINUE SEARCH
                             BTO 2,3
 43 00036'000433
                                                 YES UPDATE MASK
 44 00037'014452 MORE:
                             JMP GO
                                                 JUMP TO EXIT ROUTINE
                            DSZ TEMP1
                                                END OF BIT MAP
NO CONTINUE SEARCH
 45 00040'000402
 46 00041'000437
                            JMP
                                 .+2
                            JMP FINISH
                                               ;
47 00042'175422
                                                 INSUFFICIENT MEMORY AVAILABLE
                            INCZ 3,3,SZC
                                                INCREMENT LOW BIT POINTER
 48
                                                AND SKIP IF NO OVERFLOW
OVERFLOW, INC HIGH ORDER POINTER
INCREMENT BIT COUNTER
49 00043'151400
                            INC 2,2
50 00044'010450
                            ISZ LOOP
51 00045'156210
                            SZB 2.3
52 00046'000751
                                                SKIP IF BIT=0
                           JMP AGAIN
DSZ TEMP3
                                                NON-ZERO, START SEARCH AGAIN
53 00047'014444
54
                                                OK, BIT FREE
                                                HAS SUFFICIENT MEMORY FOUND
55
56 00059'000767
                           JMP MORE
57
                                                NO, CONTINUE IN LOOP
   00051'000401
                           JMP DONE
58
                                                SUFFICIENT CONTIGUOUS MEMORY HAS BEEN
                                               FOUND TO SATISFY REQUEST
59
69 00952'152400 DONE:
                                              ; UPDATE BIT MASK
                           SUB 2,2
                                              RE-INITIALIZE BIT POINTER
```

```
0004 DMEM
01 00053'136070
                          ELDA 3.DMEN1
                                           ; GET ADDRESS OF START OF MAP
02
          000014'
03 00055'024441
                          LDA 1,.4
04 09956'131310
                          DLSH 1,2
                                           ; BIT POINTER INITIALIZED
05 00057'020436
                          LDA O, LCC
                                           ; BIT # OF ALLOCATED MEMORY
06 00060'117022
                                           ; ADD BASE ADDRESS + COUNTER TO GET
; ABSOLUTE BIT ADDRESS
                          ADDZ 0,3,SZC
07
08 00061'151400
                          INC 2.2
                                           ; IF OVERFLOW, INCREMENT AC2
09
10 00062'156010 UPDATE: BTO 2,3
11 00063'014427 DSZ TEMP2
                                           ; SET BIT TO 1
                                           ; FINISHED UPDATE ?
12 00064'000402
                                           ; NO
                          JMP .+2
13 00065'000404
                                           ; YES, CET READY TO LEAVE
                          JMP GO
14 00966'175422
                          INCZ 3,3,SZC
                                           ; INCREMENT BIT POINTER
15 00067'151400
                          INC 2,2
16 00070'000772:
                          JMP UPDATE
                                          ; CONTINUE IN LOOP
17 00071'020424 GO:
                          LDA 0,LOC
                                           ; GET BIT COUNT OF START OF ALLOCATED MEMORY
                          MOVZL 0,0
18 00072'101120
                                           ; MOVE ACO
19 00073'101410
                          HXL 1,0
                                           ; 5 LEFT TO GET DISPLACEMENT
                                           ; OF ALLOCATED MEMORY FROM START OF DYN. MEM.
20
21 09074'132070
                                          ; DMEN3 = START OF DYN. MEM.
                          ELDA 2, DMEN3
22
         077777
23
24 00076'143000
                          ADD 2,0
                                           ; ACO=ABSOLUTE ADDRESS OF START OF
25
                                           : ALLOCATED MEMORY
26 00077'000402
                          JMP
                                           ; SKIP OVER NO MEMORY ROUTINE
                             .+2
27 00109'102000 FINISH:
                         ADC 0,0
                                             AC0=177777
28 00101'126000
                          ADC 1,1
                                           ; SET AC1 TO NON-ZERO FOR SYNC
29 00102'111000
                         MOV 0,2
                                           ; SAVE ACO
30 00103'162070
                          ELEF 0,SYN02
                                           ; ACO = ADDRESS OF GETMAIN SYNC WORD
         000002'
31
32 00105'077777
                          . XITT
                                           ; PUT NON-ZERO MESSAGE INTO SYNC
33 00106'000401
                         JMP .+1
MOV 2,0
                                            TO FREE CETMAIN FOR OTHER TASKS
34 00107'141000
                                           ; RESTORE ACO
35 00110'117710
                         POPJ
                                          ; RETURN TO TASK
                                           ; STORAGE FOR GETMAIN
36
37 00111'000000 TEMP1:
38 00112'000000 TEMP2:
                         0
39 00113'000000 TEMP3:
                         Ø
40 00114'000000 LOOP:
                         0
41 00115'000000 LOC:
```

4

42 00116'000004 .4:

```
10005 DMEM
 01
 02
 03
                                    ; MEMORY DE-ALLOCATION
                                                                 FREEMAIN
 04
 05
                            .ENT FREEMAIN
 06
 97
 លន
 09
                   FREEMAIN:
 10 00117'107110
                           PSH 0,1
                                             ; SAVE ACO, 1
 11 00120'162070
                           ELEF 0,SYN03
                                             : LOAD ADDRESS OF FREEMAIN SYNC WORD
 12
           077777
 13 00122'000003'
                           . REC
                                             ; IF FREEMAIN NOT IN USE (SYN NON-ZERO)
 14
                                               CONTINUE EXECUTION
 15
                                               IF FREEMAIN IN USE
                                                                     SUSPEND TASK
 16
                                               UNTIL FREEMAIN RELEASED
 17 00123'123210
                           POP 1,0
                                             ; GET ACO, 1 BACK
 18 00124'044435
                           STA 1.FREED
                                             ; FREED = # OF BLOCKS RELEASED
; LOAD ADD. OF START OF DYN. MEM.
 19 00125'126070
                           ELDA 1, DMEN3
20
          000075
21 00127'122400
                           SUB 1,0
                                             ; GET RELATIVE ADDRESS FROM ST. OF DY. MEM.
22 00130'101510
                           HXR 1,0
                                             ; SHIFT ACO 5 RICHT TO
23 00131'101229
                           MOVZR 0,0
                                            ; GET BLOCK NUMBER OF FIRST RELEASED BLOCK
24 00132'136070
                           ELDA 3. DMEN1
                                              LOAD ADDRESS OF START OF BIT MAP
25
          000054'
26 00134'024762
                           LDA 1,.4
                                            ; AC1 = 4
27 00135'152400
                           SUB 2,2
                                              AC2 = 0
28 00136'131310
29 00137'117022
                           DLSH 1,2
                                              GET POINTER TO FIRST BIT OF MAP
                           ADDZ 0,3,SZC
                                              GET PTER TO FIRST BIT TO BE FREED
30 00140'151400
                           INC 2,2
                                              INC AC2 IF OVERFLOW FROM AC3
31 00141'156110 REDO:
                           BTZ 2,3
                                              SET BIT TO ZERO
32 00142'014417
                           DSZ FREED
                                              FINISHED UPDATING BIT MAP ?
33 00143'000402
                          JMP .+2
JMP OUT
                                              NO
34 00144'000404
                                              YES
35 00145'175422
                           INCZ 3,3,SZC
                                              INCREMENT AC3
36 00146'151400
37 00147'000772
                           INC 2,2
                                            ; INC 2 IF OVERFLOW FROM ACS
; CONTINUE CLEARING BITS
                           JMP REDO
38 00150'162070 OUT:
                          ELEF 0,SYN03
                                            ; LOAD ADDRESS OF GETMAIN SYNC WORD
39
          000121'
40 00152'000105'
                           .XMT
                                            ; PUT A NON-ZERO WORD INTO SYNC
41 00153'000401
                          JMP .+1
                                              TO FREE FREEMAIN FOR OTHER TASKS
42 00154'162070
                          ELEF 0,SYNO7
                                              CET WCETMAIN SYNC
43
          077777
44
   00156'000152'
                           . XMT
                                              TELL VGETMAIN THAT FREEMAIN WAS
45
                                              CALLED
46 00157'000401
                          JMP .+1
                                              DON'T CARE IF MESSAGE IN USE
47 00160'117710
                          POPJ
                                              RETURN TO CALLING TASK
48
                                              STORAGE FOR FREEMAIN
49 00161'000000 FREED:
                          0
50 00162'000005 .5:
                          5
```

```
10006 DMEM
                                   ; QUEUED MEMORY ALLOCATION
                                                                  WCETMAIN
01
02
                          .ENT WGETMAIN
03
04
05
                 WGETMAIN:
06
                                           ; SAVE # OF BLOCKS
                          PSH 0.0
07 00163'103110
08 00164,102670
                          PSHJ GETMAIN
                                            : CALL GETMAIN
         077613
                                            ; AC2 CONTAINS ADDRESS ON RETURN
09
10
                                            ; VALID ADDRESS RETURNED ?
                          MOVL# 2.2.SNC
11 00166'151113
                                            ; YES, WE CAN LEAVE
; NO, WE MUST SUSPEND UNTIL A
                          JMP AHEAD
12 00167'000421
13
                                            ; FREEMAIN IS EXECUTED
                                            ; GET ADDRESS OF QUEUE SYNC WORD
                          ELEF 0,SYN97
15 00170'162070 HERE:
          000155'
16
                                            ; SUSPEND TASK UNTIL FREEMAIN
                           . REC
17 00172'000122'
                                            : IS EXECUTED
                                            ; CET # OF BLOCKS BACK
; SAVE IT . WE MAY NEED IT ACAIN
18
                          POP 0,0
19 00173'103210
                          PSH 0,0
20 00174'103110
                                          ; TRY AGAIN FOR MEMORY
                          PSHJ GETMAIN
21 00175'102670
          077692
                                            ; HAVE WE GOT IT ?
; NO SUSPEND TILL A FREEMAIN
22
                           MOVL# 2.2.SZC
23 00177'151112
                           JMP HERE
24 00200'000770
                                            ; SAVE ALLOCATED ADDRESS
                           PSH 2,2
25 00201'153110
                                            ; AC1 GETS NON-ZERO VALUE
26 00202'145000
                           MOV 2,1
                                            ; GET ADDRESS OF QUEUE WORD
                           ELEF 0,SYN07
27 00203'162070
          000171'
28
                                              TRANSMIT TO ALLOW OTHER
                           TMY.
29 00205'000156'
                                              QUEUE TASKS TO RUN
30
                                            ; DON'T CARE ABOUT ERROR RETURN
                           JMP .+1
POP 2,2
31 00206'000401
                                            ; GET ADDRESS BACK
32 00207'153210
                                            ; CLEAR UP USER STACK
                           POP 0,0
33 00210'103210 AHEAD:
                                           ; RETURN TO CALL
                           POPJ
 34 00211'117710
                           .END
 35
```

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

0907 DMEM

· · · · · · · · · · · · · · · · · · ·	3/27	3/35	3/52		
AGAIN 000017'	6/12	6/33			
AHEAD 099210'	2/44	3/21	4/01	5/24	
DMEN1 009133, XM	2/45	3/14			
DMEN3 000002, XM	2/48	4/21	5/19		
DMEN3 090126' XN	3/57	3/60			
DONE 099052'	3/29	3/46	4/27		
FINIS 099100'	5/18	5/32	5/49		
FREED 099161'	5/15	5/09			
FREEM 000117' EN	3/05	3/98	6/08	6/21	
GETTIA 090090' EN	3/43	4/13	4/17		
GO 099971'	6/15	6/24			
HERE 009170'	3/26	3/34			4.4
IN 000025,	3/39	4/05	4/17	4/41	
LOC 000115'	3/19	3/31	3/38	3/59	4/40
LOOP 009114'	3/41	3/44	3/56		
MORE 000037'	5/34	5/38	· ·		
OUT 000150'	5/31	5/37			
REDO 000141'	2/41	3/10	4/30		
SYN02 000104' XN	2/42	5/11	5/38		
SYNOC 000151' XN	2/43	5/42	6/15	6/27	100
SYN07 000204' XN	3/16	3/27	3/44	4/37	
TEMP1 000111'	3/17	3/36	4/11	4/38	
TEMP2 000112'	3/37	3/40	3/53	4/39	•
TEMP3 000113'	4/10	4/16			•
UPDAT 600062'	6/03	6/06			
WCETM 000163' EN	3/29	4/03	4/42	5/26	e Marie
.4 000116'	5/50	1. 00			
.5 009162'	2/47	3/12	5/13	6/17	
.REC 000172' XM	2/46	4/32	5/40	5/44	6/29
XMT 000205' XN	2/40				

								,
7 T				NUMBER			REV	PAGE
LIN	LITTON S'	STEMS (CANA ive, Rexdale, Ontario,	DA) LIMITED Canada MPW SAZ	28746				51
CODE IDENT	00501	DOCUMENT TYPE	S	DFTWAF	RE DO	OCUME	NT	
TITL		1						
			TEST DOCUMENT					
		DYNAMIC MEMO	RY ALLOCATION	MODULE TEST				
			RE	VISIONS				
		CHANGE		HANGE DESCR	RIPTION		AP	PROVAL
REV	ECO	DATE						
				(JP)	X			
					0			
				The state of the s	East See Land Se	* D 1 /2 P		
	•				TI	MCE		
					OHL	•		
					Unl			
		LSL RE	LEASE: DRN	136938	DATE 12	8-76		
		LLJL IVI						<u> </u>
			A Systems	PPROVALS/		2303867/1	ENGINE	ER
	PARED m.	Brett		WI Let	7	S.J. Diot	han	
м. в	rett ''	TO CO.	R.J. Tayl	00 17		K		
SOFT	WARE ENGINE	er /		:		2 This	ABPROV	AL
R. T	WARE ENGINE	errue	J <u>L.</u>			S.J. Tipto	n	

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO LITTON SYSTEMS (CANAD LIMITED. ANY PEPRODUCTION, DISCLOSU OR USE OF THIS DOCUMENT IS EXPRESSLY PROHIBITED EXCEPT AS LITTON SYSTEMS (CANADA) LIMITED MAY OTHERWISE AGREE IN WRITING.

LITTON SYSTEMS (CANADA) LIMITED
Litton 25 Cityview Drive, Rescale, Ontario, Canada M2W 5A7

NUMBER 28746

REV

PAGE 52

CODE 09691 DOCUMENT

SOFTWARE DOCUMENT

1. SCOPE

1.1 Identification

This document establishes the description of the DYNAMIC MEMORY ALLOCATION MODULE TEST computer program referred to as DMENT.

1.2 Functional Summary

This computer program will run a series of tests on the GETMAIN, FREEMAIN and WGETMAIN subroutines (the DYNAMIC MEMORY ALLOCATION MODULE (DMEM) and output the results of these tests.

NUMBER LITTON SYSTEMS (CANADA) LIMITED
Litton 25 Cityview Drive Rectale, Ontario, Canada M9W 5A7 28746

09691 IDENT

DOCUMENT TYPE

SOFTWARE DOCUMENT

PAGE

53

REV

APPLICABLE DOCUMENTS 2.

Government Documents 2.1

None

L.S.L. Documents 2.2

> C.P.P.S. # 28711 # 28707 P.I.D.

Software #

LITTON SYSTEMS (CANADA) LIMITED 15 Cityview Drive Rezdaie. Ontario, Canada M9W 5A7

CODE 1DENT 09691 DOCUMENT

SOFTWARE DOCUMENT

3. TEST REQUIREMENTS

3.1 GETMAIN Test

This test must show that GETMAIN properly

processes:

- (a) single block requests
- (b) multiple block requests
- (c) allocating blocks out of a fragmented bit map
- (d) requests for more contiguous memory than is currently available and returns the proper allocated starting address in each case.

3.2 FREEMAIN Test

This test must show that FREEMAIN properly resets bits in the memory bit map as specified by the arguments passed to it by the test routine.

3.3 WGETMAIN Test

This test must show that WCETMAIN acquires memory when memory is available and suspends the calling task until sufficient contiguous memory becomes available to satisfy the request. It must satisfy Requirements 3. (a),(b), and (c) of CETMAIN.

SOFTWARE DOCUMENT

DOCUMENT CODE 09691 TYPE IDENT

DYNAMIC MEMORY REQUEST HANDLER TEST 4.

Test Description 4.1

The test module initializes all the external data and sync words needed by the DMEM module as well as acquiring It then issues a series of lettered requests to GETMAIN, FREEMAIN and WGETMAIN and prints out the responses of the subroutine. The memory map used in the test is 16 bits long and the start of dynamic memory was set at location 5000. outputted values are in octal.

Test Output Explanation 4.2

GETMAIN: A is a GETMAIN request for 1 block from a clear bit map. The bit map and the allocated starting address are consistent with the request (Test Requirement 3.1(a)). GETMAIN: B is a GETMAIN request for 5 blocks.

The allocated starting address is consistent with the bit map. (Test Requirement 3.1 (b)).

FREEMAIN: A is a release of the first requested block. The proper bit in the memory map is updated (Test Requirement 3.2).

GETMAIN: C is a GETMAIN request for 4 blocks from a fragmented bit map. The allocated starting address and the updated bit are consistent with the expected result (Test Requirements 3.1 (b),(c)).

GETMAIN: D is a GETMAIN request for 10 blocks (octal) from a bit map where there are insufficient contiguous blocks to satisfy request. An invalid starting address is returned and the bit map is unchanged (Test Requirement 3.1 (d)).

DOCUMENT TYPE

LITTON SYSTEMS (CANADA) LIMITED

SOFTWARE DOCUMENT

A WGETMAIN is now issued for 10 blocks (octal). At the time the request was issued, there was insufficient contiguous memory available so WCETMAIN suspends itself.

The WCETMAIN test task becomes active and releases the C request. FREEMAIN: C is a release of 4 blocks (Test Requirement 3.2). After FREEMAIN releases the 4 blocks, it signals WCETMAIN that the blocks were released. Since the task that called WCETMAIN is of higher priority then the WCETMAIN test task, WCETMAIN is re-activated immediately and since sufficient contiguous memory is now available for that request, the request is filled. The output of the WGETMAIN information is suspended until the previous FREEMAIN information is outputted. The bit map outputted by FREEMAIN: C reflects the bit map resulting from the WGETMAIN request, since control was passed immediately to WCETMAIN, before the FREEMAIN information was printed. This shows that WCETMAIN was properly queued to run upon a FREEMAIN access.

The CETMAIN: D request shows that WCETMAIN was able to obtain 10 blocks (octal) with the proper starting address and bit map (Requirement 3.3).

GETMAIN: E is a WGETMAIN request for 3 blocks from a bit map where sufficient contiguous memory to fill the request is available. No queuing of the task occurs and the proper address and bit map are returned (Test Requirement 3.3).

FREEMAIN: D is a release request for 10 blocks that were obtained by a WCETMAIN. The proper bits were set in the bit mask (Test Requirement 3.2).

4.3 Test Output

RTOS REV 4.00 DYNAMIC MEMORY TEST

GETMAIN: A 000001 BLOCKS NEEDED : 100000 UPDATED BIT MAP:

005000 ALLOCATED STARTING ADDRESS:

GETMAIN: B 000005 BLOCKS NEEDED : UPDATED BIT MAP: 176000 005040 ALLOCATED STARTING ADDRESS:

FREEMAIN: A BLOCKS RELEASED : 000001 UPDATED BIT MAP: 076000

GETMAIN: C 000004 BLOCKS NEEDED : 077700 UPDATED BIT MAP: 005300 ALLOCATED STARTING ADDRESS:

FREEMAIN: B BLOCKS RELEASED: 000005 001700 UPDATED BIT MAP:

GETMAIN: D 000010 BLOCKS NEEDED : UPDATED BIT MAP: 001700 177777 ALLOCATED STARTING ADDRESS:

*** Actual Bit Map is 000000 *** FREEMAIN: C BLOCKS RELEASED : 000004 *** See Test Documentation 177400 UPDATED BIT MAP:

GETMAIN: D 000010 BLOCKS NEEDED : 177490 UPDATED BIT MAP: ALLOCATED STARTING ADDRESS: 005000

GETMAIN: E 000003 BLOCKS NEEDED : 177748 UPDATED BIT MAP: 005400 ALLOCATED STARTING ADDRESS:

FREEMAIN: D BLOCKS RELEASED : 000010 UPDATED BIT MAP: 000340 END OF TEST

58

CODE 09691

DOCUMENT TYPE

SOFTWARE DOCUMENT

4.4 <u>Test Program</u>

See following pages.

ANY RESTRICTIVE AND/OR OTHER PROTECTIVE NOTICES, IF ANY, ON THE SHEET FOR WHICH THIS SHEET SERVES AS A CONTINUATION ARE HEREBY INCORPORATED HERE ON.

```
15:12:29 07/22/76
 0001 DMEMT MACRO REV 04.00
                        01
                          NAME: DMEMT.SR
02
03
                          DESCRIPTION: DYNAMIC MEMORY MODULE TEST
04
05
                          REVISION HISTORY:
റെ
                                            DATE
                             REV.
07
മെ
                                            07/14/76
                              00
09
10
                          AUTHOR: MICHAEL BRETT
11
12
                         13
14
                         .TITL DMEMT
16
                         ; DMEM.RB MUST BE INCLUDED AT RLDR TIME
17
18
                         ; NO ZREL MEMORY IS REQUIRED FOR THIS PROGRAM
19
20
                           MINIMUM ENVIROMENT
21
                                 RDOS/RTOS WITH CSTAK
22
                                 ECLIPSE WITH A TTO
23
24
25
                         . TXTM 1
         000001
26
                         .COMM TASK, 3*400+2
         001402
27
                         .ENT START
28
                         .ENT SYN02, DMEN1, DMEN2, DMEN3, SYN03, SYN07
29
                         EXTN GETMAIN, FREEMAIN, WGETMAIN
30
                         .EXTN .KILAD, .KILL, .PRI, .TASK, CSTAK, .REC, .XMT
31
32
                          . NREL
33
34
35
                                          : MASTER TEST ROUTINE
36
37
 38
                                          ; SET AC0=-1
                         ADC 0,0
 39 00000'102000 START:
                                          ; INITIALIZE CETMAIN SYNC
                         STA 0,SYN02
 40 00001'040523
                                            INITIALIZE FREEMAIN SYNC
                         STA 0,SYN03
 41 00902'040523
                                           WRITE PROTECTION SYNC
                         STA 0, MSYNC
 42 00003'040524
43 00004'102400
44 00005'040521
                         SUB 9,9
                                           INITIALIZE WCETMAIN SYNC
                         STA 0,SYN07
                                            INITIALIZE BIT MAP TO ZERO
                         STA O.BMP
 45 00006'040522
                                          ; GET ADDRESS OF BIT MAP
                         ELEF O, BMP
 46 00007'162470
          000120
 47
                                           STORE IT IN DMENI
 48 00011'040510
                          STA 0, DMEN1
 49 00012'006017
                          .SYSTM
                                          ; GET A FREE CHANNEL
 50 00013'021052
                          . GCHN
 51 00014'009764
52 00015'050514
                                          ; NO FREE CHANNEL
                          JIP START
                                          : STORE CHANNEL NUMBER
                          STA 2, CHNUM
                                          : GET TTO NAME
                          ELDA O, TTOD
 53 00016'122470
          000464
 54
                          SUB 1,1
 55 00020'126490
56 00021'006017
                          .SYSTM
                                          ; OPEN CHANNEL FOR TTO
 57 00022'014077
                          OPEN 77
                                          ; ERROR RETURN
                          JMP END
 58 00023'000462
                                          ; GET MESSAGE POINTER
                          ELDA 0,M1
 59 00024'122470
          000442
 60
```

```
0002 DMEMT
                                          ; GET CHANNEL #
                         LDA 2, CHNUM
01 00926'030593
                                          WRITE HEADER
                         .SYSTM
02 00027'006017
03 00030,014044
                         . WRL 77
                                          ; THIS SHOULD NOT HAPPEN
                         HALT
04 00031'063077
                                          ; GET A STACK FROM RTOS/RDCS
05
                         EJSR GSTAK
06 00032'106070
         077777
07
                                          ; AC0=1
                         SUBZL 0,0
08 00034'102520
                                           MAKE THIS TASK PRIORITY 1
                         .PRI
09 00035'077777
10
11
12
                                             START OF TESTS
13
                                            THE TEST FORMAT IS TO
14
                                            LOAD THE ADDRESS OF THE
15
                                            REQUEST STORAGE AND THEN TO CALL THE
16
                                            APPROPRIATE HANDLING ROUTINE
17
                                            GET ADDRESS OF 'A' REQUEST
18
   00036' 162470
                          ELEF 0,A
 19
          000302
                                           GET HANDLER
20
                          JSR PT1
    00040'004472
21
                                           ; GET ADDRESS OF 'B' REQUEST
22
                          ELEF 0,B
23 00041'162470
          000302
                                           ; GET HANDLER
 24
 25 00043'004467
                          JSR PT1
                                           ; GET ADDRESS OF 'A' REQUEST
 26
                          ELEF O.A
 27 00044' 162470
          000274
                                          ; RELEASE HANDLER
 28
                          EJSR PT2
 29 00046' 106470
          000217
 30
                                           ; GET ADDRESS OF 'C' REQUEST
 31
                          ELEF O,C
 32 00050'162470
          000276
 33
                                           ; GET HANDLER
                          JSR PT1
 34 00052'004460
                                           ; GET ADDRESS OF 'B' REQUEST
 35
                          ELEF 0,B
 36 00053'162470
           000270
                                            ; RELEASE HANDLER
 37
                           EJSR PT2
 38 00055'106470
           000210
 39
                                           ; GET ADDRESS OF 'D' REQUEST
 40
                           ELEF 0,D
 41 00057'162470
           000272
  42
                                            ; GET HANDLER
                           JSR PT1
  43 00061'004451
                                            ; CONVERT PSHJ GETMAIN TO
  44
                                            ; PSHJ WCETMAIN IN PT1
  45
                           ELEF O, WGETMAIN ; GET ADDRESS OF WGETMAIN
  46
  47 00062'162070
                           ESTA 0, INSERT+1; CHANCE PSHJ COMMAND
           077777
  48
    00064' 142470
  49
           000052
  50
                                            ; ALL CALLS TO PTI
  51
                                              WILL NOW BE CALLS TO
  52
                                              WCETTIAIN INSTEAD OF CETMAIN DIRECTLY
  53
  54
                                            ; AC0=2
                           ELEF 0,2
  55 00066'162070
           000002
                                            ; GET ADDRESS OF SECOND TASK
  56
                           ELEF 1, TASK1
  57 00070'166470
                                            ; CREATE A WCETMAIN TASK OF LOWER PRIORITY
            000416
  53
                            . Task
     00072'077777
  59
                                             ; THAN MAIN
```

		0903 DMEMT			
		1 00073'0639	77	HALT	; SHOULD NOT CET HERE 61
	0:				, should det mens
	0: • 0:	3 00074'1624		ELEF O,D	; GET ADDRESS OF 'D' REQUEST
		9092 00076,0044	299 197	ion nm.	
. •	Ď:		ro x	JSR PT1	; GET HANDLER
	07	7 00077'1624	170	ELEF O,E	; GET ADDRESS OF 'E' REQUEST
	0		255		, or andress of F. REGUEST.
		00101'0044	31	JSR PT1	; GET HANDLER
	10	, 00102'1624	70	77.777.6.7	
		0002		ELEF 0,D	; GET ADDRESS OF 'D' REQUEST
		00104'0045	62	JSR PT2	DELEVED MANDA AND
	14	ŀ		0010 1 122	; RELEASE HANDLER
		00105,1224		ELDA 0, T6	; GET MESSAGE POINTER
	16				, Industry to the time
	16	00107'0304	22	LDA 2, CHNUM	; GET CHANNEL NUMBER
	10	00111'0170	17	SYSTM	; WRITE OUT TRAILER MESSAGE
	20	00111 0170	64	.WRL 77	
	21	00113,0099	17	JIP .+4	
	22	00114'0144	77	.SYSTM .CLOSE 77	; CLOSE THE CHANNEL
	23	00115'0004	01	JMP .+1	
	24	00116'0060	17	SYSTM	; STOP THIS PROGRAM
	25	00117'0044	99	RTN	; RETURN TO CLI
	26	00120'0630	77	HALT	; RDOS/RTOS COMPATIBLE
	27				, so kido dom Alibia
	23 29				
		00121'0000	AA DWENI.		; CONSTANT STORAGE
	31	00121 0000	OO DMENO.	* T	; FOR ADDRESS OF MAP
	32	00123'0050	on DMFN2:	20 5000	; FOR # OF BLOCKS
	33	00124'0000	O SYNO2:	0	; START OF DYNAMIC MEMORY
	34	00125'00000	90 SYN03:	ő	; GETMAIN SYNC ; FREENAIN SYNC
	35	00125'0000	OO SYNOT:	Ŏ	; WGETMAIN SYNC
	36	00127'00000	99 MSYNC:	0	; WRITE PROTECTION SYNC
	37	00130,00000	90 BMP:	0	; BIT MAP
	- 38	00131,0000	00 CHNUM:	0	; FOR TTO CHANNEL #
	39 40		•	•	
	41				
	42				; GETMAIN HANDLER
	43	00132'05446	0 PT1:	STA 3, BACK	. CAVE DETUDE ADDRESS
	44	00133'04046	0	STA 0, TEMP	; SAVE RETURN ADDRESS ; FOR ARGUMENT PASSING
	45	00134'03445	7	LDA 3, TEMP	; GET BASE ADDRESS
	45	00135'02146	1	LDA 0.1.3	· CFT # OF DIACON NUMBER
	48	W130'10227	v insert:	PSHJ GETMAIN	: CALL GETMAIN
		07777 09140 ' 15311	6	DOM O C	
-21		00141'16247		PSH 2,2	; SAVE AC2
	51	07776		ELEF O, MSYNC	; GET MASTER SYNC
	52	00143'07777	7	.REC	. PECETUR IN GO PEC
	53	00144'12699	9	ADC 1,1	; RECEIVE IT SO PT2 CAN FINISH ; SEND IT BACK OUT
	54	00145'07777	7	.XIIT	
	55	09146'06307	7	HALT	
	56 57			e de la companya de l	; THIS IS USED TO ENSURE THE PRINT OUT
	57 58				; OF WEETMAIN TEST
		00147'15321	Α	707 A C	
		00150'03444		POP 2,2	; GET AC2 BACK
				LDA 3, TEMP	; CET STORAGE BASE ADD.
		• .			
				•	化二甲基酚二甲二甲基酚二甲基酚二甲基酚二甲基酚二甲基酚二甲基酚二甲基酚二甲基酚二甲

· · · · · · · · · · · · · · · · · · ·		
6004 DMEMT		GRODE STARTING ADDRESS
01 00151'051402	STA 2,2,3	; STORE STARTING ADDRESS
		: NOW INSERT LETTER INTO
02		ATTOUT STEINC
93		OFT DUTE COUNT IN MESSAGE
04 00152'030442	LDA 2, NUMI	GET BILL GOORT IN THEOLIGA
05 001521122470	ELDA O.T1	; GET BYTE COUNT IN MESSAGE ; GET MESSAGE POINTER
03 00100 12210		
06 000204		CET ARSOLUTE BYTE COURT
07 00155'113000	ADD 0,2	CEL ADDUCTE DITE
02 00156'025400	LDA 1,0,3	; GET ASULT FOR LETTER
00 001571147010	STB 2.1	STORE LETTER IN STRING
09 00131 141010	0.10 -, -	NOW OUTPUT STRING
10		* OF BYTES TO BE OUTPUTTED
11 00160'024435	LOA 1, NUMBI	W OF DILLS TO DE OUZZON
12 001611030750	LDA 2.CHNUM	GET CHANNEL NUMBER
12 00101 000100	SVSTM	: WRITE OUT MESSAGE
13 00102 000011	1010111	
14 00163'016477	i cari	POPOR RETTERN
15 00164'090721	JMP END	; ERROR RESIDIUS
16 001651034426	LDA 3.TEMP	GET STURAGE BASE ADD.
10 00103 001120	TDA 6 1 3	: GET # OF BLOCKS REQUESTED
12 00100.051401	ION CODE	OUTPIFF IT
18 00167'004427	JOH CORE	NOW WITTE ABOUT MAP
10		; NOW WRITE ADOUT THAT
20 001701122470	ELDA 0.T2	GET ABSOLUTE BYTE COUNT CET ASCII FOR LETTER STORE LETTER IN STRING NOW OUTPUT STRING # OF BYTES TO BE OUTPUTTED GET CHANNEL NUMBER WRITE OUT MESSAGE ERROR RETURN GET STORAGE BASE ADD. GET # OF BLOCKS REQUESTED OUTPUT IT NOW WRITE ABOUT MAP GET BYTE POINTER TO MESSAGE
20 00110 122410		
21 000210	T.D.A. O. CHINTIM	: GET CHANNEL NUMBER ; WRITE MESSAGE
22 09172'039737 23 09173'006917	LDA Z, CHIVOIT	TOTTE MESSACE
23 00173 006017	.SYSTM	; WALLE MESSAGE
24 00174'017077	. WRL 77	
05 001751000710	IMP END	: ERROR RETURN
29 00113 000110	TDA A DMD	CET BIT MAP
26 00176'020732	LUA U, DITE	Our or in
27 00177'004417	JSR CODE	; UUITUL II
00		WRITE ABOUT ALLOCATED ADD.
00 000001100470	LDA 2, CHNUM . SYSTM . WRL 77 JMP END LDA 0, BMP JSR CODE ELDA 0, T3	: GET POINTER TO MESSAGE
30 090213	THE CONTESTING	OFT CHANNEL NIMBER
31 00202'030727	LDA 2, CHNON	GET CHEMITAL ROLLING
32 00203'006017	.SYSTM	; WRITE OUT MESSAGE
00 000041017077	WRI. 77	
33 00204 011011	IMP FND	· FRROR RETURN
34 00205'000700		CET STORAGE BASE ADD.
35 00206'034405	LDA 3, TEMP	GET STORAGE ADDRESS
36 00207'021402	LDA 0,2,3	; ERROR RETURN ; CET STORAGE BASE ADD. ; CET ALLOCATED ADDRESS
07		
- G (TOD CONF	· OTTETT IT
38 00210'004406		RETURN TO MAINLINE
39 00211'002401	Jrir edala	HANDLER STORAGE
40		; HANDLER STORAGE
41 00212'000000 I	BACK: 0	
41 00212 000000	TEMP: 0	
42 00213'000000	IEIM •	
43 00214'000013 1	NUM1: 13	
44 09215'000040 I	NUMB1: 40	THE OF COURSE IN THE WINTER
45		; END OF GETMAIN HANDLER
		
46		
47		; SUBROUTINE TO OUTPUT ACO
48		; Submouting to contact men
49		
50 00216'054447	CODE: STA 3, RETURN	; SAVE RETURN ADDRESS
30 00710 00332		
51 00217'176470	ELEF 3,STORE	
52 000031		: MAKE IT A BYTE POINTER
53 00221 175120	MOVZL 3,3	; MAKE II A DITE TOTALLA
54 00222'024425		
UN VULLE VETTEU		; IS IT A 0
55 00223'101102		, NO MAKE ACI ACSII FOR 1
56 00224'125400	INC 1,1	STORE THE BYTE
57 00225'167010	STB 3,1	; SIVE INC DIE
58 00226,030420	LDA 2,P5	
#A AAAA#1A#AAA	CTA 2 COUNT	; COUNT FOR LOOP COUNT
59 00227'050421		; GET ASCII BASE
60 09230'024417	LUA 1,.UV	y

```
0005 DMEMT
                         MOVL 0,0
01 00231'101109
                                            INCREMENT BYTE POINTER
                         INC 3,3
02 00232'175490 LOOP:
                                            SHIFT ACO
                         MOVL 0,0
03 00233'101100
                         MOVL 0,0
                                             3
04 00234'101109
                                          ; LEFT
05 09235'101100
                         MOVL 0,0
                                            GET IT INTO AC2
                         MOV 0,2
                                          ;
06 00236'111009
                                          : AND IT TO 3 BITS
07 00237'153770
                         ANDI 7,2
         000007
08
                                          ; MAKE IT ASCII
                         ADD 1,2
09 00241'133000
                                            STORE BYTE
                         STB 3,2
10 00242, 173010
                                            FINISHED ?
11 00243'014405
                         DSZ COUNT
                                          ; NO CONTINUE ON
                         JMP LOOP
12 09244'000766
                                          ; LEAVE
13 00245'009410
                         JMP OUT
14 00246'000005 P5:
                         -57
15 00247'000060 .60:
                         60
16 00250'000000 COUNT:
                         0
17 09251'009000 STORE:
                          0
                          Ø
18 00252'000000
19 00253'000000
                          Ø
                          .TXT *< 15>*
20 00254'006400
                                           ; CET ADDRESS OF MESSAGE
21 00255'162470 OUT:
                          ELEF 0,STORE
          977773
22
                          LDA 2, CHNUM
23 00257'030652
                                           ; GET BYTE POINTER
                          MOVZL 0.0
24 00260'101120
25 00261'006017
                          .SYSTM
                                            WRITE OUT MESSAGE
                          .WRL 77
26 00262'017077
                          JMP END
27 00263'000622
                          JMP GRETURN
                                           : RETURN TO CALL
28 00264'002401
29 00265'000000 RETURN: 0
30
                                           ; FREEMAIN HANDLER
31
                                            SAVE RETURN ADDRESS
                          STA 3, DONE
32 00266'054447 PT2:
                                           ; FOR ARGUMENT PASSING ; GET ARGUMENT BASE ADD.
                          STA 0, TEMP1
33 00257'040447
                          LDA 3, TEMP1
34 00270'034446
                                           ; GET START ADD. OF REL.
                          LDA 0,2,3
35 00271'021402
                                           ; # OF BLOCKS TO BE REL.
                          LDA 1,1,3
 36 00272'025401
                                           ; CALL FREEMAIN
                          PSHJ FREEMAIN
 37 00273'102270
          077777
 38
 39
 40
                                           ; NOW INSERT INTO OUTPUT STRING
 41
 42
                                           ; GET BYTE COUNT IN MESSAGE
                          LDA 2, NUM2
 43 00275'030442
                                             GET MESSAGE POINTER
                          ELDA 0,T5
 44 00276' 122470
          000135
 45
                                             GET ABSOLUTE BYTE COUNT
 46 00300'113000
                          ADD 0,2
                                             GET ARGUMENT BASE ADDRESS
                          LDA 3, TEMP1
 47 00301'034435
                                             CET ASCII FOR LETTER
                          LDA 1,0,3
 48 00302'025400
                                             STORE LETTER IN STRING
 49 00303'147010
                          STB 2,1
                                             NOW OUTPUT STRING
 50
                                             CET # OF BYTES IN MESSAGE
                          LDA 1, NUMB2
 51 00304'024434
                                             GET CHANNEL #
                          LDA 2.CHNUM
 52 00305'030624
                                             WRITE OUT MESSAGE
                           .SYSTM
 53 00306'006017
                           .WRS 77
 54 00307'016477
                                            ; ERROR RETURN
 55 00310'063077
                           HALT
                                             CET BASE ADDRESS
                           LDA 3, TEMP1
 56 00311'034425
 57
                                            ; GET # OF" BLOCKS
                           LDA 0,1,3
 58 00312'021491
                                              OUTPUT IT
                           JSR CODE
 59 60313'004703
                                              WRITE OUT ABOUT MAP
 50
```

```
0006 DMEMT
  01 00314'122470
                             ELDA 0,T2
                                              ; BYTE POINTER TO MESSAGE
  02
            000064
  03 00316'030613
                            LDA 2, CHNUM
                                                GET CHANNEL #
  04 00317'006017
                             .SYSTM
                                                WRITE MESSAGE
  05 00320'017077
                             .WRL 77
  06 00321'000402
07 00322'000403
                            JMP .+2
JMP .+3
  08 00323'102470
                            EJMP END
                                              ; ERROR RETURN
            077561
  10 00325'020603
                            LDA 0, BMP
                                                GET BIT MAP
  11 00326'004670
                            JSR CODE
                                                OUTPUT IT
  12 00327' 126000
                            ADC 1,1
ELEF 0, MSYNC
                                              ; MAKE ACI NON-ZERO
  13 00330'162470
                                               CET ADDRESS OF MASTER SYNC
  14
           077576
  15 00332'000145'
                            . XMT
                                              ; ALLOW PT1 TO RUN
 16
                                                USED TO ALLOW WGETMAIN TEST TO RUN
 17
 18 00333'000401
                            JMP .+1
                                                DON'T CARE IF IT GETS HERE
 19 00334'002401
                            JMP ODONE
                                                RETURN TO MAINLINE
 20
                                                CONSTANT STORAGE FOR FREEMAIN
 21 00335'000000 DONE:
                            Ø
 22 09336'000000 TEMP1:
23 09337'000014 NUM2:
                            Ø
                            14
 24 00340'000044 NUMB2:
 25
 26
 27
 28
                                             ; REQUEST STORAGE
 29
 30 00341'000101 A:
                            "A
 31 00342'000001
 32 00343'000000
 33 00344'000102 B:
                            "B
 34 00345'000005
                           5
 35 00346'000000
 36 00347'009103 C:
                            "C
37 00350'0000004
                           4
38 00351'000000
39 00352'000104 D:
                           "D
49 00353'000010
                           10
41 00354'000000
                           0
42 00355'000105 E:
                           uЕ
43 00356'000003
                           3
44 00357'000000
45
46
                                             ; TITLES FOR OUTPUT
47 00360'000742"T1:
                           .+1*2
   00361'006412
48
                           .TXT *<15><12>GETMAIN: <15><12>BLOCKS NEEDED:
49
          043505
50
          052115
51
          049511
52
          047072
53
          020040
54
          006412
55
          041114
56
          047503
57
          045523
58
         020116
59
         042505
```

```
0007 DMEMT
01
         042040
92
         035040
         020000
93
04 00401'001004"T2:
                        .+1*2
05 00402'052520
                         .TXT *UPDATED BIT MAP:
06
         042101
         052195
07
08
         042040
09
         041111
10
         052040
11
         046501
         050972
12
         020040
13
14
         000000
15 00414'001032"T3:
                         .+1*2
16 00415'040514
                          .TXT *ALLOCATED STARTING ADDRESS:
17
         046117
18
         041501
19
         052105
20
         042040
21
         051524
22
         040522
23
         052111
24
         047107
25
         020101
26
         042104
27
         051105
28
         051523
29
         035040
         020000
30
31 00434'001072"T5:
                         .+1*2
32 00435'006412
                          .TXT *< 15>< 12>FREEMAIN:
                                                     <15><12>BLOCKS RELEASED: *
33
         043122
34
         042505
         046501
35
36
         044516
37
         035040
38
         020040
39
         006412
         041114
40
41
         047503
42
         045523
43
         020122
44
         042514
45
         042501
         051505
46
47
         042040
         035040
48
49
         000000
50 00457'001140"T6:
                          .+1*2
51 00460'042516
                          .TXT *END OF TEST(15><12>*
52
         042040
53
         047506
         020124
54
55
         042523
         052015
56
57
         005000
58 09467'001160"M1:
                          .+1*2
59 00470'042131
                          .TXT *DYNAMIC MEMORY TEST(15)<12>*
60
         047101
```

```
0003 DIEMT
         046511
01
         041440
02
         046595
03
         046517
04
         051131
05
         020124
06
          042523
97
          052015
08
          005000
09
10 00503'001210"TTOD:
                          .+1*2
                          .TXT *STTO*
11 00504'022124
          052117
 12
          000000
 13
                                           ; THIS TASK WILL TEST WGETMAIN QUEUING
 14
                                           ; IT WILL BE ACTIVATED WHEN THE MAIN TASK
 15
                                           ; IS SUSPENDED BY INSUFFICIENT CORE FOR
 16
 17
                                            A WCETMAIN
 18
                                           ; DYNAMIC CORE WILL BE RELEASED BY
 19
                                             THIS TASK AND WEETMAIN SHOULD
 20
 21
                                             REGAIN CONTROL
 22
                                            ; GET A STACK FROM RTOS/RDOS
 23
                         EJSR GSTAK
 24
 25 00507'106070 TASK1:
                                             STOP PRINTOUT OF WEETMAIN UNTIL
                                            ; AC0=0
           0099333
                           SUB 0,0
  26
  27 00511'102400
                           ESTA O, MSYNC
                                              THIS ROUTINE IS FINISHED ITS PRINTOUT
  28 00512'142470
           077414
                                              GET ADDRESS OF "C" REQUEST
  29
  30
                           ELEF 0,C
  31 00514'162470
                                            ; RELEASE THE "C" CORE
            077632
  32
                           EJSR PT2
                                              NOW SUFFICIENT CORE IS AVAILABLE
  33 00516'106470
            077547
                                              TO SATISFY WEETMAIN
  34
                                              GET KILAD ADDRESS
  35
                            ELEF 0, LABEL
  36
  37 00520' 162470
            000002
   38
                            .KILAD
                                             ; KILL THIS TASK
                                             ; NOW MAINLINE WILL REGAIN CONTROL
   39 00522'077777
      00523'077777 LABEL:
                            .KILL
                                               AND WCETMAIN REQUEST WILL BE SATISFIED
   40
   41
   42
   43
                            .END START
   44
```

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

000	9 DMEMT								
Α	090341'		2/19	2/27	6/39				
A B	000341		2/23	2/36	6/33				
BACK	099212		3/43	4/39	4/41				
BMP	000130'		1/45	1/46	3/37	4/26	6/19		
C	099347		2/32	6/36	3/31		, , , , ,		
	000131'		1/52	2/01	3/17	3/38	4/12	4/22	4/31
CIMION	000101		5/23	5/52	6/03	J. J.			
CODE	000216		4/18	4/27	4/38	4/50	5/59	6/11	
	000210		4/59	5/11	5/16				
D	009352		2/41	3/03	3/11	6/39			
	000121'	EN	1/29	1/48	3/30				
	099122	EN	1/29	3/31					
	000123		1/29	3/32					
DONE	090335		5/32	6/19	6/21				
E	000355		3/07	6/42					
END	099195		1/58	3/15	4/15	4/25	4/34	5/27	6/08
	000274	XN	1/30	5/37				Marian Caracter	e 1
	000137	XIV	1/30	3/47		200			
	000510		1/31	2/06	8/25		and the second		
	000136		2/49	3/47					
	000523		8/37	8/40					
LOOP	000232		5/02	5/12		1.1			
Mi	099467		1/59	7/58			A 2 144	1.5	
	000127		1/42	3/36	3/50	6/13	8/28		
NUM1	000214		4/04	4/43					
NUM2	000337		5/43	6/23					general de la companya de la company
	000215		4/11	4/44			• • • • • • • • • • • • • • • • • • • •		
	000340		5/51	6/24		and the second	Section 1		
OUT	090255	4 - 1	5/13	5/21					
P5	000246		4/58	5/14					
PT1	000132'		2/21	2/25	2/34	2/43	3/05	3/09	3/43
PT2	000266		2/29	2/38	3/13	5/32	8/33		
	000265		4/50	5/28	5/29				
	. 000000,	EN	1/28	1/39	1/51	8/44			
	000251'		4/51 .	5/17	5/21				
	000124	EN	1/29	1/40	3/33				
	600125'	EN	1/29	1/41	3/34				
	000126	EN	1/29	1/44	3/35				
T1	0003691	•	4/05	6/47				Description of the	
T2	000401'		4/20	6/01	7/04				
ТЗ	000414		4/29	7/15			1.		
T5	090434'		5/44	7/31					
T 6	099457'		3/15	7/50					
TASK	001402	NC	1/27			•	San San Ariana		
PER A CHEZO			2/57	8/25		and the second			
TASKI	L 000507'								
			3/44	3/45	3/60	4/16	4/35	4/42	
TEMP	. 000507' '000213' '000336'		3/44 5/33	3/45 5/34	3/60 5/47	4/16 5/56	4/35 6/22	4/42	
TEMP TEMP I TTOD	000213' 000336' 000503'		3/44 5/33 1/53	3/45 5/34 8/10		4/16 5/56		4/42	
TEMP TEMP I TTOD	000213' 000336'		3/44 5/33 1/53 1/30	3/45 5/34 8/10 2/47	5/47	4/16 5/56		4/42	
TEMP TEMP1 TTOD WCETI .60	000213' 000336' 000503' 1 00063' 000247'	MX	3/44 5/33 1/53 1/30 4/54	3/45 5/34 8/10 2/47 4/60		4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KIL	000213' 000336' 000503' 1 000063' 000247' 1 000522'	XN XN	3/44 5/33 1/53 1/30 4/54 1/31	3/45 5/34 8/10 2/47 4/60 8/39	5/47	4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KIL	000213' 000336' 000503' 1 00063' 000247' 1 000523'	XII XII XII	3/44 5/33 1/53 1/30 4/54 1/31	3/45 5/34 8/10 2/47 4/60 8/39 8/40	5/47	4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KILL .FRI	000213' 000336' 000503' 1 000063' 000247' 1 000522'	MX MX MX	3/44 5/33 1/53 1/30 4/54 1/31 1/31	3/45 5/34 8/10 2/47 4/60 8/39 8/40 2/09	5/47	4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KILL .PRI .REC	000213' 000336' 000503' 000247' 000522' 000523' 000035'	MX MX MX MX MX MX	3/44 5/33 1/53 1/30 4/54 1/31 1/31 1/31	3/45 5/34 8/10 2/47 4/60 8/39 8/40 2/09 3/52	5/47	4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KILA .KILA .PRI .REC	000213' 000336' 000503' 000247' 000522' 000523' 000035' 000143'	IX IX IX IX IX IX	3/44 5/33 1/53 1/30 4/54 1/31 1/31 1/31 1/31	3/45 5/34 8/10 2/47 4/60 8/39 8/40 2/09 3/52 2/59	5/47 5/15	4/16 5/56		4/42	
TEMP TEMP TTOD WGETT .60 .KILL .PRI .REC	000213' 000336' 000503' 000247' 000522' 000523' 000035'	IX IX IX IX IX IX	3/44 5/33 1/53 1/30 4/54 1/31 1/31 1/31	3/45 5/34 8/10 2/47 4/60 8/39 8/40 2/09 3/52	5/47	4/16 5/56		4/42	

```
LOADED BY RLDR REV 05.00 AT 15:13:38 07/22/76
DEV: DMEMT.SV
 DMEMT
 DMEM
 RTCS
 TIEXT
 BTCBM
 BSYST
 BINTD
 BRTIN
 TTYDR
 RTCDR
 CENIO
 BIOSE
 STACK
              006564
XN QTCK
              006140
XN .CKUS
              013051
    NMAX
              000063
    ZMAX
              000000
    CSZE
              000000
     EST
              000000
     SST
    .RTCF
              000001
              000001
    .FRTC
              000012
    . NCHL
              000012
    .RTCI
              000060
    .SYSE
              000061
     .SER2
     .SER1
              000061
              000062
     .SER3
              000144
     . NTSK
              000400
    USTAD
              000440
    START
              000561
    DMEN 1
              000562
     DMEN2
              000563
     DMEN3
               000564
     SYN02
               000565
     SYN93
     SYN07
               000366
               001164
     GETTIA
               001303
     FREEM
               001347
     WCETM
               001376
     .TCBP
               004642
     .UFPT
     .HINT
               004666
               004676
     . ITBL
     .ETBL
               004775
               004776
     . CHTB
               005210
     SYSTI
               005347
     . TMAX
      ..YST
               005517
               006050
      THY.
      WITTX.
               006051
               006052
      . REC
      .IXII
               006053
               006054
      .PRI
      .KILL
                006055
                006036
      .KILA
      .TASK
                006057
                006141
      . FOPN
                006151
      NMCHX
                096377
      . IOST
```

.PTSK	006421
.TOCK	006514
.INTP	006604
.INTD	006606
.BDCT	006665
.RTCS	006667
.SAC3	006673
.RQUE	006773
.RTOS	007034
.TIEX	007256
.TIIN .TOIN .TISV	007261 007273 007391 007311
. WCHR	007311
. TI IS	007346
. TIDT	007477
. TOSV	007540
. TOEX	007547
. TODT	007574
RTCDR	007605
TODMS	007642
TODH	007643
RTCIS	007655
TSECI	010030
.CLK	010031
.GTIM	010073
.STIM	010120
.GTDY	010156
.STDY	010200
.UCL1	010222
.UCLR .RDL .WRS	010233 010273 010277 010277
RDS WRL .GCHR .PCHR	010341 010353 010355
.OPNO	010372
.OPNI	010407
.CLSO	010416
.CLSI	010420
.RSET	010445
.XIBU	010524
.PENQ	010571
.ENOB	010572
.FINP	010636
.CRIT	011023
.STOU	011044
.COSE	011046
.DIAS	011323
.NIOC	011325
.DOAS	011327
IAC	011331
.NIOS	011333
.SKPB	011335
CSTAK	011352
STACK	011411
.KLPC	012616
.CORE	077490
TTIDC	107230
TTODC	107519
RTCDC	107605
. INTR	177777
. CKMT	177777

.RLES	177777
.TPIO	177777
. CKOT	177777
. CKUS	177777
. CKTIC	177777
QTCK	177777
. GTEC	177777
.CKPK	177777
.CKDK	177777

APPENDIX B

LITTON SYSTEMS RELEASE NOTICE

то:

M. Brett

FROM:

L.A. Meikle

DATE:

1 April, 1977

SUBJECT:

ANPT DOCUMENTATION

In reference to your memo of 30 March, 1977 to D. Russenberger you may accept this memo as authority to use the requested LSL ANPT documentation in the preparation of the project report you are preparing in partial fulfilment of the requirements for the Master of Engineering Degree.

LAM/ac

L.A. Meikle, Director Engineering Administration

c.c. D. Russenberger A.M. Philip

BIBLIOGRAPHY

Stevens, B.R.	Proposal for the Air Navigation Procedures Trainer (ANPT) Volume 1 ANNEX "A" Detail Specification. Rexdale: Litton Systems (Canada) Limited 1975.
•	Rexdale: Litton Systems (Canada) Limited 1970.
Stevens, B.R.	Proposal for the Air Navigation Procedures Trainer (ANPT) Volume 1 Technical Proposal. Rexdale: Litton Systems (Canada) Limited 1975.
	Programmer's Reference Manual, ECLIPSE Line Computers Rev. \$\psi 4\$. Southboro Mass: Data General Corporation, 1975
	User's Manual, Microprogramming ECLIPSE Computer with the WCS Features Rev. ��. Southboro Mass.:
	Data General Corporation, 1975.
	Introduction to ECLIPSE - Line Real Time Operating System Rev 00. Southboro Mass.: Data General Corporation 1975.
	ECLIPSE Real Time Operating System User's Manual Rev ᠹ. Southboro Mass.: Data General Corporation, 1975.
	Introduction to ECLIPSE - Line Real Time Disc Operating System Rev pp . Southboro Mass.: Data General Corporation 1975.
	ECLIPSE - Line Real Time Disc Operating System Rev §1. Southboro Mass.: Data General Corporation, 1975.
	User's Manual Symbolic Debugger Rev. 64 . Southboro Mass.: Data General Corporation 1975.
	Standard 5215 Display Generator Communication Programming Manual. Washington Pa.: AYDIN Corporation, 1975.

FOOTNOTES

¹B.R. Stevens, Proposal for the Air Navigation Procedure Trainer (ANPT) Volume 1 Technical Proposal. (Rexdale, 1975), p. 2-1